# Diagonal 8.0 mm (Type 1/2) VGA-Pixel Time-of-Flight Image Sensor IMX556PLR-C

For the latest data sheet, please visit www.sunnywale.com

#### **General Description and Application**

The IMX556 is a fully integrated optical Time-of-Flight (ToF) camera sensor. The sensor features 640 x 480 (VGA) time-of-flight pixels based on the DepthSense<sup>™</sup> pixel technology. Combined with a modulated light source, this sensor is capable of measuring distance and reflectivity with VGA resolution. This chip operates with analog 2.7 V, digital 1.2 V, and interface 1.8 V triple power supply, and has low power consumption. The device features CSI-2 serial data outputs. (Application: FA cameras, Industrial cameras)

#### **Functions and Features**

- Back-illuminated Time-of-flight image sensor
- High signal to noise ratio (SNR)
- Full resolution @max60 frame/s (4phase/frame)
- Pixel binning readout function
- Independent flipping and mirroring
- CSI-2 serial data output (MIPI 4lane, 960 Mbps/lane, D-PHY spec. ver. 1.2 compliant)
- 2-wire serial communication (Supports I2C "Fast-mode") / 4-wire SPI
- ◆ 4-wire SPI Master for Illumination signal
- ♦ 192 bits of OTP for users
- Built-in temperature sensor

Sony Semiconductor Solutions Corporation reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony Semiconductor Solutions Corporation cannot assume responsibility for any problems arising out of the use of these circuits.

1

### **Device Structure**

- ◆ Time-of-Flight Image Sensor
- ◆ Image size

|                                    | · · · · · ·  |
|------------------------------------|--------------|
| <ul> <li>Diagonal 8.0 m</li> </ul> | m (Type 1/2) |
| . Diagonal 0.0 m                   |              |

- ♦ Total number of pixels : 642 (H) × 498 (V) approx. 0.319 M pixels
- ♦ Number of effective pixels : 642 (H) × 484 (V) approx. 0.310 M pixels
  - Number of active pixels
  - ♦ Package size
- : 15.50 mm (H) × 15.00 mm (V)

: 640 (H) × 480 (V) approx. 0.307 M pixels

- ♦ Unit cell size
- : 10.0 um (H) × 10.0 um (V)
- Substrate material
- : Silicon

### **Absolute Maximum Ratings**

| Item                                | Symbol            | Ratings           | Unit | notes     |
|-------------------------------------|-------------------|-------------------|------|-----------|
| Supply voltage (analog)             | VANA              | -0.3 to +3.3      | V    |           |
| Supply voltage (analog-low voltage) | VDDLMX            | -0.3 to +2.0      | V    |           |
| Supply voltage (digital)            | VDIG              | -0.3 to +2.0      | V    |           |
| Supply voltage (interface)          | VIF               | -0.3 to +3.3      | V    | refer to  |
|                                     | M                 | -0.3 to VIF+0.3   | M    | VSS level |
| input voltage (digital)             | VI                | (Not exceed 3.3V) | V    |           |
| Quitaut voltage (digital)           |                   | -0.3 to VIF+0.3   | V    |           |
|                                     | VU                | (Not exceed 3.3V) | v    |           |
| Operation temperature               | Topr              | -30 to +75        | °C   |           |
| Storage temperature                 | T <sub>stg</sub>  | -40 to +85        | °C   |           |
| Performance guarantee temperature   | T <sub>spec</sub> | -10 to +60        | °C   |           |

### **Recommended Operating Voltage**

| Item                                | Symbol | Ratings   | Unit | notes     |
|-------------------------------------|--------|-----------|------|-----------|
| Supply voltage (analog)             | VANA   | 2.7 ± 0.1 | V    |           |
| Supply voltage (analog-low voltage) | VDDLMX | 1.2 ± 0.1 | V    | refer to  |
| Supply voltage (digital)            | VDIG   | 1.2 ± 0.1 | V    | VSS level |
| Supply voltage (interface)          | VIF    | 1.8 ± 0.1 | V    |           |

### **USE RESTRICTION NOTICE**

This USE RESTRICTION NOTICE ("Notice") is for customers who are considering or currently using the image sensor products ("Products") set forth in this specifications book. Sony Semiconductor Solutions Corporation ("SSS") may, at any time, modify this Notice which will be available to you in the latest specifications book for the Products. You should abide by the latest version of this Notice. If a SSS subsidiary or distributor has its own use restriction notice on the Products, such a use restriction notice will additionally apply between you and the subsidiary or distributor. You should consult a sales representative of the subsidiary or distributor of SSS on such a use restriction notice when you consider using the Products.

#### **Use Restrictions**

- The Products are intended for incorporation into such general electronic equipment as office products, communication products, measurement products, and home electronics products in accordance with the terms and conditions set forth in this specifications book and otherwise notified by SSS from time to time.
- You should not use the Products for critical applications which may pose a life- or injury-threatening risk or are highly likely to cause significant property damage in the event of failure of the Products. You should consult your sales representative beforehand when you consider using the Products for such critical applications. In addition, you should not use the Products in weapon or military equipment.
- SSS disclaims and does not assume any liability and damages arising out of misuse, improper use, modification, use of the Products for the above-mentioned critical applications, weapon and military equipment, or any deviation from the requirements set forth in this specifications book.

#### **Design for Safety**

• SSS is making continuous efforts to further improve the quality and reliability of the Products; however, failure of a certain percentage of the Products is inevitable. Therefore, you should take sufficient care to ensure the safe design of your products such as component redundancy, anti-conflagration features, and features to prevent mis-operation in order to avoid accidents resulting in injury or death, fire or other social damage as a result of such failure.

#### Export Control

• If the Products are controlled items under the export control laws or regulations of various countries, approval may be required for the export of the Products under the said laws or regulations. You should be responsible for compliance with the said laws or regulations.

#### **No License Implied**

The technical information shown in this specifications book is for your reference purposes only. The
availability of this specifications book shall not be construed as giving any indication that SSS and its
licensors will license any intellectual property rights in such information by any implication or otherwise.
SSS will not assume responsibility for any problems in connection with your use of such information or
for any infringement of third-party rights due to the same. It is therefore your sole legal and financial
responsibility to resolve any such problems and infringement.

#### Governing Law

• This Notice shall be governed by and construed in accordance with the laws of Japan, without reference to principles of conflict of laws or choice of laws. All controversies and disputes arising out of or relating to this Notice shall be submitted to the exclusive jurisdiction of the Tokyo District Court in Japan as the court of first instance.

#### **Other Applicable Terms and Conditions**

• The terms and conditions in the SSS additional specifications, which will be made available to you when you order the Products, shall also be applicable to your use of the Products as well as to this specifications book. You should review those terms and conditions when you consider purchasing and/or using the Products.

General-0.0.9

## Contents

| General Description and Application   | 1        |
|---|----------|
| Functions and Features  | · 1      |
| Device Structure  | 2        |
| Absolute Maximum Ratings  | 2        |
| Recommended Operating Voltage   | 2        |
| USE RESTRICTION NOTICE  | 3        |
| 1. PKG Center and Optical Center (Top View)   | 6        |
| 2. Pin Configuration  | 7        |
| 3. Pin Description  |          |
| 4. Input / Output Equivalent Circuit  | 12       |
| 5. Peripheral Circuit Diagram   | 13       |
| 6. Functional Description   | 14       |
| 6-1 System Outline  | 14       |
| 6-2 Control Register Setting by Serial Communication                                    | 15       |
| 6-2-1 Communication System Selection  | 15       |
| 6-2-2 I2C Communication Operation Specifications  | 15       |
| 6-2-3 I2C Communication Protocol  |          |
| 6-2-4 Specification of Communication Bus State  | 17       |
| 6-2-5 Read/Write Operation of I2C Serial Communication                                  | 19       |
| 6-2-6 I2C Serial Communication Register Update Timing                                   | 22       |
| 6-2-7 SPI Slave 4-wire Serial Communication Operation Specifications                    | 23       |
| 6-2-8 SPI Slave 4-wire Serial Communication Protocol                                    | 23       |
| 6-2-9 Register Value Reflection Timing to Output Data                                   | 24       |
| 6-2-10 Grouped Parameter Hold Setting   | 24       |
| 6-2-11 SPI Master Serial Communication Operation Specifications                         | 25       |
| 6-3 Image Readout Operation   | 29       |
| 6-3-1 Physical Alignment of Imaging Pixel Array (Top View)                              | 29       |
| 6-3-2 Order of Reading Image Date   |          |
| 6-4 Output Image Format   |          |
| 6-4-1 Image Size of Mode  | 32       |
| 6-4-2 Contents of Packet Header   | 33       |
| 6-4-3 Data Type   | 34       |
| 6-4-4 Embedded Data Line Control  | 34       |
| 6-5 Image Signal Interface (MIPI Transmitter)   | 35       |
| 6-6 Sequencer   | 36       |
| 6-6-1 Frame Structure   | 36       |
| 6-6-2 Angle Differences   |          |
| 6-6-3 Integration Time Duration   |          |
| 6-6-4 Static High/Low Function for Illumination Signal (Laser) and MIX Signal (GDA/GDB) | 41       |
| 6-6-5 Modulation frequency  | 44       |
| 6-6-7 Master, Slave   | 40       |
| 6-0-7 VSTNC Oulput Control  | 40       |
|   | 47       |
| 6.0 Roadout   | 47       |
| 6-9 Readout Mode  | 49       |
| 6-9-1 Readout Mode  | 43       |
| 6-9-2 Willion IIp   | 52       |
| 6-9-7 ROI Setting Constraint  | 55       |
| 6-10 Embedded Data  | 55       |
| 6-11 Output Interface   | 30       |
| 6.11.1 MIPLOVerview   | 57       |
| 6.11.2 MIDI Pin   | 37       |
| 6-11-3 MIPLRΔW/12   | 57<br>57 |
| 6-11-4 MIPI Pixel Data Format   | 57       |
| 6-11-5 MIPI Embedded Data Format  | 50<br>58 |
|   | 50       |

| 6-11-  | -6 CLK Mode during Frame Blanking   | 59 |
|--------|---|----|
| 6-12   | OTP (One Time Programmable Read Only Memory)  | 60 |
| 6-13   | Temperature Sensor  | 60 |
| 6-14   | Light Source Control (Delay Adjustment)   | 61 |
| 7. Ho  | ow to Operate IMX556  | 62 |
| 7-1    | Power on Reset  | 62 |
| 7-2    | Power on Sequence   | 62 |
| 7-2-1  | 1 Power on Slew Rate  | 62 |
| 7-2-2  | 2 Startup Sequence with I2C Serial Communication (External Reset/Sensor Master Mode)              | 63 |
| 7-2-3  | 3 Startup Sequence with I2C Serial Communication (External Reset/Sensor Slave Mode)               | 64 |
| 7-2-4  | 4 Startup Sequence with SPI Slave 4-wire Serial Communication (External Reset/Sensor Master Mode) | 66 |
| 7-2-5  | 5 Startup Sequence with SPI Slave 4 wire Serial Communication (External Reset/Sensor Slave Mode)  | 67 |
| 7-3    | Power Down Sequence with 2-wire Serial Communication (External Reset)                             | 69 |
| 7-4    | Start Sequence (XCLR – Streaming)   | 70 |
| 7-5    | Standby Sequence (Streaming – SW Standby)   | 71 |
| 8. Ot  | her Functions   | 72 |
| 8-1    | Sub-LVDS /CMOS Select for Illumination Signal   | 72 |
| 8-2    | Test pattern Output (types of test patterns)  | 72 |
| 8-3    | LEDEN   | 73 |
| 9. Ele | ectrical Characteristics  | 74 |
| 9-1    | DC Characteristics  | 74 |
| 9-2    | AC Characteristics  | 75 |
| 9-2-1  | 1 Master Clock Waveform Diagram   | 75 |
| 9-2-2  | 2 I2C Serial Communication Block Characteristics  | 76 |
| 9-2-3  | 3 SPI 4-Wire Serial Communication   | 77 |
| 9-2-4  | 4 Current Consumption   | 78 |
| 10. Se | ensor Characteristics   | 79 |
| 10-1   | Sensor Characteristics  | 79 |
| 10-2   | Zone Definition used for specifying sensor characteristics  | 79 |
| 11. Me | easurement Method for Sensor Characteristics  | 80 |
| 11-1   | Measurement Conditions  | 80 |
| 11-2   | Definition of Standard Imaging Conditions   | 80 |
| 11-3   | Measurement Method  | 80 |
| 11-3-  | -1 Dark Signal  | 80 |
| 11-3-  | -2 DC Contrast  | 80 |
| 11-3-  | -3 Saturation Signal  | 80 |
| 12. CF | RA Characteristics of Recommended Lens  | 81 |
| 13. Sp | bot Pixel Specification   | 82 |
| 13-1   | Spot Pixel  | 82 |
| 13-2   | Single Defect Pixel   | 83 |
| 13-2   | -1 Black or White Pixels at High Light  | 83 |
| 13-2   | -2 White Pixels in the Dark   | 83 |
| 14. No | otice on White Pixels Specifications  | 84 |
| 15. No | ote on Handling   | 85 |
| 16. Ma | arking  | 87 |
| 17. Pa | ackage Information  | 88 |

## 1. PKG Center and Optical Center (Top View)





Figure 1 PKG Center and Optical Center (Top View) (x and y coordinates in mm)

## 2. Pin Configuration



Figure 2 Pin Configuration

(The "NC" pin can be connected to GND.)

# 3. Pin Description

# Table 1 Pin Description

| No. | Pin No | Symbol | I/O   | A/D | Description         | Remarks   |
|-----|--------|--------|-------|-----|---------------------|---|
| 1   | A1     | NC_A1  | _     | -   | N.C.                |   |
| 2   | A2     | VDDMIO | Power | D   | VIF power supply    |   |
| 3   | A3     | LEDN   | 0     | D   | Digital output      | LVDS output (CLK -) for<br>illumination signal        |
| 4   | A4     | LEDEN  | I/O   | D   | Digital I/O         | LED enable  |
| 5   | A5     | VDDLMX | Power | А   | VDDLMX power supply |   |
| 6   | A6     | VDDLMX | Power | А   | VDDLMX power supply |   |
| 7   | A7     | VDDLMX | Power | А   | VDDLMX power supply |   |
| 8   | A8     | VDDLMX | Power | А   | VDDLMX power supply |   |
| 9   | A9     | VDDLMX | Power | Α   | VDDLMX power supply |   |
| 10  | A10    | VDDLMX | Power | Α   | VDDLMX power supply |   |
| 11  | A11    | VDDLMX | Power | Α   | VDDLMX power supply |   |
| 12  | A12    | VDDLMX | Power | Α   | VDDLMX power supply |   |
| 13  | A13    | NC_A13 | —     | _   | N.C.                |   |
| 14  | B1     | VDDLSC | Power | D   | VDIG power supply   |   |
| 15  | B2     | VSSLSC | GND   | D   | VDIG GND            |   |
| 16  | B3     | LEDP   | 0     | D   | Digital output      | LVDS output (CLK +) for LED illumination signal       |
| 17  | B4     | LEDFB  | I     | D   | Digital input       | Leave this pin open (N.C.)<br>For internal test only. |
| 18  | B5     | VSSHSN | GND   | А   | VANA GND            |   |
| 19  | B6     | VSSHSN | GND   | Α   | VANA GND            |   |
| 20  | B7     | VSSHSN | GND   | Α   | VANA GND            |   |
| 21  | B8     | VSSHSN | GND   | А   | VANA GND            |   |
| 22  | B9     | VSSHSN | GND   | А   | VANA GND            |   |
| 23  | B10    | VSSHSN | GND   | Α   | VANA GND            |   |
| 24  | B11    | VSSHSN | GND   | Α   | VANA GND            |   |
| 25  | B12    | VSSHSN | GND   | Α   | VANA GND            |   |
| 26  | B13    | VDDMIO | Power | D   | VIF power supply    |   |
| 27  | C1     | VSSLSC | GND   | D   | VDIG GND            |   |
| 28  | C2     | VSSLSC | GND   | D   | VDIG GND            |   |
| 29  | C3     | VSSLSC | GND   | D   | VDIG GND            |   |
| 30  | C4     | NC_C4  | —     | _   | N.C.                |   |
| 31  | C5     | TESTA  | I     | Α   | Test signal input   | Leave this pin open (N.C.)                            |
| 32  | C6     | VSSHSN | GND   | Α   | VANA GND            |   |
| 33  | C7     | VSSHSN | GND   | Α   | VANA GND            |   |
| 34  | C8     | VSSHSN | GND   | Α   | VANA GND            |   |
| 35  | C9     | VSSHSN | GND   | Α   | VANA GND            |   |
| 36  | C10    | VSSHSN | GND   | Α   | VANA GND            |   |
| 37  | C11    | VSSHSN | GND   | Α   | VANA GND            |   |
| 38  | C12    | NC_C12 | —     | _   | N.C.                |   |
| 39  | C13    | VSSLSC | GND   | D   | VDIG GND            |   |
| 40  | D1     | DMO3P  | 0     | D   | Digital output      | MIPI output (DATA+)                                   |
| 41  | D2     | DMO3N  | 0     | D   | Digital output      | MIPI output (DATA-)                                   |
| 42  | D3     | VSSLSC | GND   | D   | VDIG GND            |   |
| 43  | D4     | NC_C4  | —     | _   | N.C.                |   |

| No. | Pin No | Symbol  | I/O   | A/D | Description         | Remarks   |
|-----|--------|---------|-------|-----|---------------------|---|
| 44  | D5     | TESTB   | Ι     | А   | Test signal input   | Leave this pin open (N.C.)                                  |
| 45  | D6     | VDDHSN  | Power | А   | VANA power supply   |   |
| 46  | D7     | VDDLMX  | Power | А   | VDDLMX power supply |   |
| 47  | D8     | VDDLMX  | Power | А   | VDDLMX power supply |   |
| 48  | D9     | VDDLMX  | Power | А   | VDDLMX power supply |   |
| 49  | D10    | VDDHSN  | Power | А   | VANA power supply   |   |
| 50  | D11    | VDDSUB  | Power | А   | VANA power supply   |   |
| 51  | D12    | NC_C12  | -     | _   | N.C.                |   |
| 52  | D13    | VDDLSC  | Power | D   | VDIG power supply   |   |
| 53  | E1     | DMO1P   | 0     | D   | Digital output      | MIPI output (DATA+)   |
| 54  | E2     | DMO1N   | 0     | D   | Digital output      | MIPI output (DATA-)   |
| 55  | E3     | VDDLPL1 | Power | D   | VDIG power supply   |   |
| 56  | E11    | VBO     | Power | А   | VANA power supply   | Pin for Capacitance   |
| 57  | E12    | NC_C12  | -     | _   | N.C.                |   |
| 58  | E13    | XCE-M2  | 0     | D   | Digital output      | Communication enable<br>2nd XCE pin of 4-wire SPI<br>Master |
| 59  | F1     | VSSLSC  | GND   | D   | VDIG GND            |   |
| 60  | F2     | VSSLSC  | GND   | D   | VDIG GND            |   |
| 61  | F3     | VDDLPL2 | Power | D   | VDIG power supply   |   |
| 62  | F11    | VRSTL   | Power | А   | VANA power supply   | Pin for Capacitance   |
| 63  | F12    | NC_C12  | -     | _   | N.C.                |   |
| 64  | F13    | XCE-M1  | 0     | D   | Digital output      | Communication enable<br>1st XCE of 4-wire SPI Master        |
| 65  | G1     | DCKP    | 0     | D   | Digital output      | MIPI output (CLK+)  |
| 66  | G2     | DCKN    | 0     | D   | Digital output      | MIPI output (CLK-)  |
| 67  | G3     | VDDLIF  | Power | D   | VDIG power supply   |   |
| 68  | G11    | VSSHCP  | GND   | А   | VANA GND            |   |
| 69  | G12    | NC_C12  | _     | _   | N.C.                |   |
| 70  | G13    | SDI-M   | I/O   | D   | Digital I/O         | Communication data input<br>SDI of 4-wire SPI Master        |
| 71  | H1     | VSSLSC  | GND   | D   | VDIG GND            |   |
| 72  | H2     | VSSLSC  | GND   | D   | VDIG GND            |   |
| 73  | H3     | VDDLIF  | Power | D   | VDIG power supply   |   |
| 74  | H10    | VRL     | Minus | А   | Analog input        | Pin for Capacitance   |
| 75  | H11    | VDDHCP  | Power | А   | VANA power supply   |   |
| 76  | H12    | NC_C12  |       | _   | N.C.                |   |
| 77  | H13    | SCK-M   | 0     | D   | Digital output      | Communication clock output<br>SCK of 4-wire SPI Master      |
| 78  | J1     | DMO2P   | 0     | D   | Digital output      | MIPI output (DATA+)   |
| 79  | J2     | DMO2N   | 0     | D   | Digital output      | MIPI output (DATA-)   |
| 80  | J3     | VSSLSC  | GND   | D   | VDIG GND            |   |
| 81  | J10    | VDDHCM  | Power | А   | VANA power supply   |   |
| 82  | J11    | VSSHSN  | GND   | Α   | VANA GND            |   |
| 83  | J12    | NC_J12  | _     | _   | N.C.                |   |
| 84  | J13    | SDO-M   | 0     | D   | Digital output      | Communication data output<br>SDO for 4-wire SPI Master      |
| 85  | K1     | DMO4P   | 0     | D   | Digital output      | MIPI output (DATA+)   |
| 86  | K2     | DMO4N   | 0     | D   | Digital output      | MIPI output (DATA-)   |
| 87  | K3     | VSSLSC  | GND   | D   | VDIG GND            | ,   |
| 88  | K4     | VLDET   | 0     | А   | Analog output       | Leave this pin open (N.C.)                                  |

| No. | Pin No | Symbol      | I/O   | A/D | Description       | Remarks   |
|-----|--------|-------------|-------|-----|-------------------|---|
| 89  | K5     | TAMON       | 0     | Α   | Analog output     | Leave this pin open (N.C.)                                      |
| 90  | K6     | VSSHAN      | GND   | Α   | VANA GND          |   |
| 91  | K7     | VDDHAN      | Power | А   | VANA power supply |   |
| 92  | K8     | VDDHSN      | Power | Α   | VANA power supply |   |
| 93  | K9     | VSSHSN      | GND   | Α   | VANA GND          |   |
| 94  | K10    | VDDMSR      | Power | D   | VIF power supply  | For drive stability   |
| 95  | K11    | VSSHCM      | GND   | Α   | VANA GND          |   |
| 96  | K12    | NC_J12      | _     | _   | N.C.              |   |
| 97  | K13    | CMODE       | I     | D   | Digital input     | Communication I/F selection<br>High: 4-wire / Low: I2C          |
| 98  | L1     | VSSLSC      | GND   | D   | VDIG GND          |   |
| 99  | L2     | VSSLSC      | GND   | D   | VDIG GND          |   |
| 100 | L3     | NC_L3       | —     | —   | N.C.              |   |
| 101 | L4     | NC_L4       | —     | _   | N.C.              |   |
| 102 | L5     | NC_L4       | —     | _   | N.C.              |   |
| 103 | L6     | NC_L4       | _     | _   | N.C.              |   |
| 104 | L7     | NC_L4       | _     | _   | N.C.              |   |
| 105 | L8     | NC_J12      | _     | _   | N.C.              |   |
| 106 | L9     | NC_J12      | _     | _   | N.C.              |   |
| 107 | L10    | NC_J12      | _     | _   | N.C.              |   |
| 108 | L11    | NC_J12      | _     | _   | N.C.              |   |
| 109 | L12    | NC_J12      | _     | _   | N.C.              |   |
| 110 | L13    | VSSLSC      | GND   | D   | VDIG GND          |   |
| 111 | M1     | VDDLSC      | Power | D   | VDIG power supply |   |
| 112 | M2     | VSSLSC      | GND   | D   | VDIG GND          |   |
| 113 | M3     | VSSLSC      | GND   | D   | VDIG GND          |   |
| 114 | M4     | VSSLSC      | GND   | D   | VDIG GND          |   |
| 115 | M5     | XCLR        | I     | D   | Digital input     | Chip clear  |
| 116 | M6     | SCL/SCK-S   | I/O   | D   | Digital I/O       | Communication clock input<br>4-wire: SCK pin / I2C: SCL pin     |
| 117 | M7     | NC_L4       | —     | _   | N.C.              |   |
| 118 | M8     | XCE-S       | I     | D   | Digital input     | Communication enable<br>4-wire: XCE pin / I2C: Fixed to<br>High |
| 119 | M9     | VSSLSC      | GND   | D   | VDIG GND          |   |
| 120 | M10    | VSSLSC      | GND   | D   | VDIG GND          |   |
| 121 | M11    | GPIO        | I/O   | D   | Digital I/O       |   |
| 122 | M12    | TENABLE     | I     | D   | Digital input     | Leave this pin open (N.C.)                                      |
| 123 | M13    | VDDLSC      | Power | D   | VDIG power supply |   |
| 124 | N1     | NC_L3       | —     | —   | N.C.              |   |
| 125 | N2     | VDDLCN      | Power | D   | VDIG power supply |   |
| 126 | N3     | VDDMIO      | Power | D   | VIF power supply  |   |
| 127 | N4     | INCK        | I     | D   | Digital input     | Clock input   |
| 128 | N5     | POREN       | I     | D   | Digital input     | Leave this pin open (N.C.)                                      |
| 129 | N6     | SLASEL      | I     | D   | Digital input     | I2C slave address select  |
| 130 | N7     | SDA / SDI-S | I/O   | D   | Digital I/O       | Communication data input<br>4-wire: SDI pin / I2C: SDA pin      |
| 131 | N8     | SDO-S       | 0     | D   | Digital output    | Communication data output<br>4-wire: SDO pin / I2C: OPEN        |
| 132 | N9     | VDDLSC      | Power | D   | VDIG power supply |   |
| 133 | N10    | VDDMIO      | Power | D   | VIF power supply  |   |

| No. | Pin No | Symbol | I/O   | A/D | Description       | Remarks              |
|-----|--------|--------|-------|-----|-------------------|----------------------|
| 134 | N11    | VDDLCN | Power | D   | VDIG power supply |                      |
| 135 | N12    | XVS    | I/O   | D   | Digital I/O       | Vertical sync signal |
| 136 | N13    | NC_N13 | _     | _   | N.C.              |                      |

# 4. Input / Output Equivalent Circuit

| Symbol                                  | Equivalent Circuit  | Symbol                                 | Equivalent Circuit   |
|---|---|--|--|
| TESTA<br>TESTB<br>LEDFB<br>INCK<br>XCLR | V <sub>DD</sub><br>↓ V <sub>DD</sub><br>↓ V <sub>DD</sub><br>↓ V <sub>DD</sub><br>↓ V <sub>DD</sub>                     | LEDEN                                  | V <sub>DD</sub> ***<br>V <sub>DD</sub> ***<br>Δ inout<br>V <sub>SS</sub> ***                         |
| SDA<br>SCL                              | V <sub>DD</sub> ***<br>VDD<br>VSS***  | SDOS<br>SCKM<br>SDOM<br>XCEM1<br>XCEM2 | Vop****  |
| TENABLE<br>CMODE<br>SLASEL              | V <sub>DD</sub> ***<br>Σ<br>100 kΩ<br>V <sub>SS</sub> ***   | LEDP<br>LEDN                           | V <sub>DD</sub> ***<br>V <sub>DD</sub> ***<br>Vull<br>V <sub>SS</sub> ***                            |
| SDIM<br>XVS<br>GPIO                     | V <sub>DD</sub> ****<br>\$100 KΩ V <sub>DD</sub> ****<br>\$100 kΩ V <sub>DD</sub> ****<br>\$100 kΩ V <sub>DD</sub> **** | XCES                                   | V <sub>DD</sub> ***<br>\$100 kΩ<br>V <sub>DD</sub> ***<br>V <sub>DD</sub> ***<br>V <sub>SS</sub> *** |
| VLDET<br>TAMON                          | V <sub>DD</sub> ***<br>V <sub>DD</sub> ***<br>V <sub>SS</sub> ***   | POREN                                  | V <sub>DD</sub> ***<br>100 kΩ V <sub>DD</sub> ***<br>V <sub>DD</sub> ***<br>V <sub>SS</sub> ***      |
| VDD***                                  |   | VSS***                                 |  |

| Fiaure 3 | Input / | Output         | Equivalent  | Circuit |
|----------|---------|----------------|-------------|---------|
|          |         | <b>U</b> aipai | =94.74.01.0 | 0       |

## 5. Peripheral Circuit Diagram



Note: The capacitor values and parts count used for decoupling of power supply lines in this diagram are determined only with Sony's testing environment. The capacitor values and/or parts count for power line decoupling may have to be reviewed and optimized by each manufacture depending on their design.

Figure 4 Peripheral Circuit (Recommended Schematics)

### 6. Functional Description

#### 6-1 System Outline

IMX556 is a Time-of-Flight (ToF) camera sensor which adopts the pixel architecture based on Current Assisted Photo Demodulator (CAPD) pixel with two tap shutter offers high responsivity, and high-speed image capturing. It is embedded with backside illuminated imaging pixel, low noise analog amplifier, column parallel A/D converters which enables high speed capturing, image binning circuit, timing control circuit for frame rate, CSI-2 image data high speed serial interface, PLL oscillator, and serial communication interface to control these functions. Several additional image processing functions and peripheral circuits are also included for easy system optimization by the users.

A onetime programmable memory is embedded in the chip for storing the user data. It has 192-bit for users, 2 K-bit as a whole.



Figure 5 Overview of Functional Block Diagram

### 6-2 Control Register Setting by Serial Communication

This sensor can write and read the setting values of the various registers shown in the Register Map by 4-wire serial communication or I2C communication. See the Register Map for the addresses and setting values to be set.

#### 6-2-1 Communication System Selection

The communication system is designated by the status of CMODE pin. Establish the CMODE pin status before canceling the system reset. (Do not switch this pin status during operation.) The CMODE pin can be opened. At this time, the communication method is designated to I2C.

#### Table 2 Communication System Selection

| Pin Name | Pin processing      | Communication<br>system | Remarks   |
|----------|---------------------|-------------------------|-----------|
| CMODE    | Fixed to Low / Open | I2C                     | High: VIF |
| CINIODE  | Fixed to High       | 4-wire                  | Low: GND  |

#### 6-2-2 I2C Communication Operation Specifications

The 2-wire serial communication method conforms to the Camera Control Interface (CCI). CCI is an I2C fast-mode compatible interface.

This I2C serial communication circuit can be used to access the control-registers and status-registers.



Figure 6 I2C Communication

#### Table 3 Description of I2C Communication Pins

| Pin Name | Description                  |
|----------|------------------------------|
| SDA      | Serial data input/output pin |
| SCL      | Serial clock input pin       |

The control registers and status registers of this sensor are mapped on the 16-bit address space. The register categories are shown below. Detail register information is shown in each chapter/section in this document and in Register Map.

Table 4 Abstract of Register Address Map for I2C Communication

| ter          | Address Range   | Description   |
|--------------|-----------------|---|
| C regis      | 0x0000 - 0x532F | Configuration register<br>Read only and read/write dynamic register |
| <sup>2</sup> | 0x5330 - 0xFFFF | Reserved  |



#### 6-2-3 I2C Communication Protocol

The 2-wire serial communication method conforms to the Camera Control Interface (CCI). CCI is an I2C fast-mode

I2C communication supports a 16-bit register address and 8-bit data message type.

| s | Slave Address<br>[7:1]   | R/W              | A    | Register Address<br>[15:8] | A            | Register Address<br>[7:0]   | А    | Data<br>[7:0]                                  |
|---|--|------------------|------|----------------------------|--------------|---|------|--|
|   | From Master to Sla<br>Direction dependan<br>From Slave to Mast | ve<br>t on<br>er | ı op | peration                   | S<br>(;<br>F | s = Start Condition<br>Sr = Repeated Start Cond<br>P = Stop Condition | itio | A = Acknowledge<br>n) A = Negative Acknowledge |

Figure 7 I2C Communication Protocol

This sensor has a default slave address shown as below. The slave address is selectable by pin connection of SLASEL and register of IIC\_SLAVE\_ADR\_SEL. When called by the selected slave address, serial communication interface is activated. Duplication of the address on the same bus must be prevented.

Note: If you want to use Slave Address0 (or 1, 2, 3, 4) by setting SLASEL = high, you must write the OTP (IIC\_SLAVE\_ADR\_SEL [2:0] and IIC\_SLAVE\_ADR0 to 4 [6:0]) referencing "OTP Manual".



Figure 8 Slave Address (I2C)

| Table 5 | I2C Slav | ve Setting |
|---------|----------|------------|
|---------|----------|------------|

|       |       | Slave Address              |  |  |
|-------|-------|----------------------------|--|--|
| (Pin) | (OTP) | [7:1]                      | [0]                                    |  |
| 0     | —     | 1010 111b (Fixed value)    |  |  |
|       | 3'h0  | IIC_SLAVE_ADR0 [6:0] (OTP) |  |  |
|       | 3'h1  | IIC_SLAVE_ADR1 [6:0] (OTP) | 0: Write (Master $\rightarrow$ Sensor) |  |
| 1     | 3'h2  | IIC_SLAVE_ADR2 [6:0] (OTP) | 1: Read (Sensor $\rightarrow$ Master)  |  |
|       | 3'h3  | IIC_SLAVE_ADR3 [6:0] (OTP) |  |  |
|       | 3'h4  | IIC_SLAVE_ADR4 [6:0] (OTP) |  |  |

### 6-2-4 Specification of Communication Bus State

#### 6-2-4-1 Idle State

Idle state is specified as follows; neither master nor slave device drives the SDA or SCL, and these bus lines are pulled up to VDD(VIF) via register.

#### 6-2-4-2 Issue "Start Condition"

While the I2C communication bus is in idle state, master device (ex. subsequent image processing LSI, etc.) issues the communication-start: Start condition S by driving SDA from "High" to "Low" level. Serial data are transmitted in 8-bit-unit MSB first format. For every 8-bit data transmission, the slave device issues acknowledge or negative acknowledge (explained later). A (acknowledge)/Å (negative acknowledge).

Data (SDA) is transmitted in sync with the SCL cycle. SDA toggles while SCL is "Low "and holds the value while SCL is "High".



**Figure 9 Start Condition** 

#### 6-2-4-3 Issue "Stop Condition"

After A (acknowledge)/Ā (negative acknowledge) and while SCL is High, master device issues communication-stop condition: "Stop condition" P by driving SDA from a low to high level. After issuing a "Stop condition", master release I2C serial bus enters into an idle state.



**Figure 10 Stop Condition** 

#### 6-2-4-4 Issue "Repeated Start Condition"

Master device can issue a start condition after previous transaction without issuing a stop condition. In this case this start condition is recognized as the "Repeated started condition" Sr.



**Figure 11 Repeated Start Condition** 

#### 6-2-4-5 Issue "Acknowledge/Negative Acknowledge"

After transmitting each byte, a master or slave device issues an acknowledgement or negative acknowledgement and can release the bus to the idle state. When negative acknowledgement is issued, the master must issue the stop and terminate the communication immediately.



Figure 12 Acknowledge and Negative Acknowledge

#### 6-2-5 Read/Write Operation of I2C Serial Communication

This sensor has an index function that indicates which address is to be accessed. When reading/writing the value from/to a requested address, the master must set the address value to the index. Index value is designated by 2 bytes of dummy write operation after the slave address transmission. The index value is automatically incremented by "one" with the "Acknowledge/Negative Acknowledge" for the following data transfer.

This sensor supports four read modes and two write modes being compliant to Camera Control Interface (CCI).

#### Table 6 Read/Write Operations Supported by I2C Serial Communication

|             | 1 | CCI single read from random location<br>(Single read from an arbitrary address)                             |
|-------------|---|---|
| Access mode | 2 | CCI single read from current location<br>(Single read from the held address)                                |
|             | 3 | CCI sequential read starting from random location<br>(Sequential read starting from an arbitrary address)   |
|             | 4 | CCI sequential read starting from current location<br>(Sequential read starting from the held address)      |
|             | 5 | CCI single write to random location<br>(Single write to an arbitrary address)                               |
|             | 6 | CCI sequential write starting from random location<br>(Sequential write starting from an arbitrary address) |

#### 6-2-5-1 CCI Single Read from Random Location

The upper part of the below figure below shows the sensor internal index value, and the lower part shows the SDA data flow. The master sets the sensor index value of M by designating the sensor slave address with a write request. Then the Master generates the Start condition. The Start condition is generated without generating the Stop condition, so it becomes the Repeated Start condition. Next, when the Master sends the slave address with a read request, the sensor outputs an Acknowledge followed immediately by the data at the index address on SDA. After the Master receives the data, it generates a Negative Acknowledge and the Stop condition to end the communication.

When reading single datum from the requested address register, the master device starts write-operation with the slave address of this sensor and by making 2 bytes of dummy write master sets the address value (M) to the index. After that master issues the "start condition" again instead of issuing a "stop condition". This "start condition" is recognized as "repeated start condition". Then transmitting the read request with the slave address, this sensor issues the "Acknowledge" and starts transmitting the register value from indexed address (M). Master issues the "Negative Acknowledge" and "stop condition" after receiving the transmission. The figure below indicates the transition of index value and data on SDA line.





#### 6-2-5-2 CCI Single Read from Current Location

When master transmits slave address, but does not designate an index, the previous value is held. And the index value is incremented at the "Acknowledge/Negative Acknowledge" after reading/writing the register value. When master knows the current index value is set to the requested address, master transmits the slave address and read request, then the value in the register appears on SDA line right after the "Acknowledge" issued by this sensor. Master issues the "Negative Acknowledge" and "Stop" and terminates the communication. Since the index value is incremented by "one" with this "Negative Acknowledge", master can read the register value of the next address with the same procedure.



Figure 14 CCI Single Read from Current Location

#### 6-2-5-3 CCI Sequential Read Starting from Random Location

When reading the data from an arbitrary address sequentially, master reads the first data by the similar procedure to "CCI single read from random location" but issues the "Acknowledge" instead of "Negative Acknowledge", the index is incremented by "one" with this "Acknowledge" then master can repeat the read operation. This operation is terminated when master issues the "Negative Acknowledge", "Stop condition", and the communication is terminated.



Figure 15 CCI Sequential Read Starting from Random Location

#### 6-2-5-4 CCI Sequential Read Starting from Current Location

When master knows the current index value is set to the requested address, master transmits the slave address and read request, then the value from the register appears on SDA line right after the "Acknowledge" issued by this sensor. Master issues the "Acknowledge" after receiving 1-byte of the data and this sensor continuously transmits the data from the next address of register since the index value is incremented by "one" with this "Acknowledge". By repeating issue of the "Acknowledge" for every 1-byte reading, master can read the data sequentially. After reading necessary bytes of data, master issues "Negative Acknowledge" and "stop condition" and then terminates the communication.



Figure 16 CCI Sequential Read Starting from Current Location

#### 6-2-5-5 CCI Single Write to Random Location

When writing single datum to a register of target address, the master device starts write-operation with the slave address of this sensor and by making 2-bytes of dummy write master sets the address value (M) to the index. And then master transmits the data to be written to the register addressed by index value. Master issues "stop condition" after it transmits the data and terminates the communication.



Figure 17 CCI Single Write to Random Location

#### 6-2-5-6 CCI Sequential Write Starting from Random Location

When master writes the data sequentially from the requested address, master uses a similar procedure to do "CCI single write to random location" and without issuing a "stop condition" and continuously transmits the data after each "Acknowledge" issued. This sensor issues "Acknowledge" for each 1-byte write operation. After transmitting necessary data, master issues a "stop condition" and terminates the communication.



Figure 18 CCI Sequential Write Starting from Random Location

#### 6-2-6I2C Serial Communication Register Update Timing

There are two types of registers in terms of the update timing of the transmitted data: the immediate type and the double buffered type. For immediate type registers, the transmitted data will be written to the registers immediately. As for the v-latched or double buffered type registers, the actual update timing of the register contents are controlled to the proper timing and become valid in the next frame. Users can transmit the commands regardless of the internal update timing of this sensor. The registers of double buffered types are indicated with " $\checkmark$ " mark at the "Grouped Parameter Hold" column of "IMX556\_Register\_Map\_Ver\*\*.xlsx".



## Figure 19 I2C Serial Communication Register Update Timing Diagram (v-latched type registers)

#### 6-2-7 SPI Slave 4-wire Serial Communication Operation Specifications

SPI 4-wire serial communication uses to access the control-registers and status-registers in the sensor. The figure below shows the pin for 4-wire serial communication.





#### 6-2-8 SPI Slave 4-wire Serial Communication Protocol

- 1. Follow the communication procedure below when writing registers.
- 2. Set XCE Low to enable the chip's communication function. Serial data input is executed using SCK and SDI.
- Transmit data in sync with SCK 1 bit at a time from the LSB using SDI. Transfer SDI in sync with the falling edge of SCK. (The data is loaded at the rising edge of SCK.)
- Input the start address value to the first byte and second byte.
   Write: Input the address as it is (enable Write)
   Read: Input the address which MSB bit is change to 1 from original (disable Write)
- 5. Input the data to the third and subsequent bytes. The data in the third byte is written to the register address designated by the second byte, and the register address is automatically incremented thereafter when writing the data for the fourth and subsequent bytes.
- The register values from the start address are output from the SDO pin. The register values before the write operation are output. The actual register values are the input data in the case of Write (MSB = 0). Input data is ignored in the case of Read (MSB = 1).
- 7. Set XCE High to end communication.

Note) When writing data to multiple registers with discontinuous addresses, access to undesired registers can be avoided by repeating the above procedure multiple times.



Figure 21 SPI Slave 4-wire Serial Communication (Continuous Addresses)



Figure 22 SPI Slave 4-wire Serial Communication (Discontinuous Addresses)

#### 6-2-9 Register Value Reflection Timing to Output Data

The 2-wire serial communication method conforms to the Camera Control Interface(CCI). CCI is an I2C fast-mode Perform serial communication in the communication period which is shown below.





#### 6-2-10 Grouped Parameter Hold Setting

The image shooting parameters are assigned with many registers and they need to be changed within one frame period of the image. However, the communication speed is limited and setting al of necessary registers might not be completed. So, the v-latched type registers have the "group CSI\_LANE\_MODE parameter hold" function to behave to be updated at once. While "Grouped parameter hold" register to "1" the transmitted data are held in the buffer registers and after resets "Group parameter hold" register to "0", imaging parameter register values are updated as if they are transmitted at the same time and realize a smooth transition for changing the imaging condition.

| Table 7 Grouped Parameter Hold Function |
|---|
|---|

| Address | Bit | Register Name  | Description  |
|---------|-----|----------------|--|
| 0x0102  | [0] | GRP_PARAM_HOLD | This register is a hold control register for<br>updating multiple parameters within the<br>same frame.<br>0: hold release<br>1: hold |



Parameters are updated

#### Figure 24 GRP\_PARAM\_HOLD Function Timing Diagram

### 6-2-11 SPI Master Serial Communication Operation Specifications

SPI Master serial communication uses to access the setting registers of the peripheral device from the sensor. The figure below shows the system with SPI-Master control with SPI Master serial communication.



Figure 25 SPI Master Communication

When SPI Master 3-wire connection is used in your system, SDO-M terminal needs to be NC. The sending address and value must be sent in advance by I2C or SPI-Slave from the system controller, etc. When Start Trigger setting register in the sensor is set to "Start transaction", the sensor sends the communication by SPI-Master according to the sensor's register values.

The sensor can add the data which is acquired from SPI-Master into the output as MIPI Embedded data. If the temperature meter is connected with the sensor, the sensor can add its temperature data in embedded data line.

Refer to "SPI Master Manual" for detail specification and how to send the data of SPI-Master.

| Address | Bit   | Register Name         | Description                                       |
|---------|-------|-----------------------|---|
|         |       |                       | Transmit channel 1 Start trigger                  |
| 0x0400  | [0]   | SEND1 STTRIG          | 0: not start                                      |
|         |       | —                     | 1: start transaction in case of                   |
|         |       |                       | SEND1_CTRL_STTRIG_SEL=0                           |
| 0x0401  | [0]   | SEND1_ENABLE          | I ransmit channel 1 Enable 0: Off 1: On           |
|         |       |                       | Select of Slave Device for Transmit channel 1     |
|         |       |                       | 2'b00 : not select                                |
|         | [6:5] | SEND1_CTRL_DEVSEL     | 2'b01 : device1 (SS1)                             |
| 0×0402  |       |                       | 2'b10 : device2 (SS2)                             |
| 0x0403  |       |                       | 2'b11 : device1 (SS1)                             |
|         | [7]   | SEND1_CTRL_STTRIG_SEL | Select of start trigger                           |
|         |       |                       | 0: start by register (SEND1_STTRIG)               |
|         |       |                       | 1: start by internal sync signal (LDD_THRM_TIM_W) |
|         |       |                       | Number of transactions for Transmit channel 1     |
|         |       |                       | 8'h00 : transaction x 1                           |
| 0x0405  | [7:0] | [7:0] SEND1_DIVIDE    | 8'h01 : transaction x 2                           |
|         |       |                       |   |
|         |       |                       | 8'h0f : transaction x 16 8'h1x : prohibit         |
| 0,0407  | [7:0] | SENDI TY BUE NO       | Start pointer of TX buffer for Transmit channel 1 |
| 0x0407  | [7.0] | SENDI_IX_BUF_NO       | 8'd0 - 8'd46 is only available.                   |
|         |       |                       | Transmit channel 2 Start trigger                  |
| 0.0110  | [0]   | SEND2_STTRIG          | 0: not start                                      |
| 070410  | [U]   |                       | 1: start transaction in case of                   |
|         |       |                       | SEND2_CTRL_STTTRIG_SEL = 0                        |

Table 8 Setting Registers for SPI Master

| Address | Bit   | Register Name          | Description  |
|---------|-------|------------------------|--|
| 0x0411  | [0]   | SEND2_ENABLE           | Transmit channel 2 Enable 0: Off 1: On             |
|         |       |                        | Select of Slave Device for Transmit channel 2      |
|         |       |                        | 2'b00 : not select                                 |
|         | [6:5] | SEND2_CTRL_DEVSEL      | 2'b01 : device1 (SS1)                              |
| 0x0413  |       |                        | 2'b10 : device2 (SS2)                              |
|         |       |                        | 2'b11 : device1 (SS1)                              |
|         | [-7]  |                        | Select of start trigger                            |
|         | [/]   | SEND2_CTRL_STTRIG_SEL  | 1 : start by register (SEND2_STIRIG)               |
|         |       |                        | Number of transactions for Transmit channel 2      |
|         |       |                        | $8^{\circ}h00$ : transaction v 1                   |
|         |       |                        | $8'h01 \cdot transaction \times 2$                 |
| 0x0415  | [7:0] | SEND2_DIVIDE           |  |
|         |       |                        | 8'h0f : transaction x 16                           |
|         |       |                        | 8'h1x : prohibit                                   |
| 0.0117  | [7.0] | CENIDO TY DUE NO       | Start pointer of TX buffer for Transmit channel 2  |
| 0x0417  | [7.0] | SEIND2_TX_BUF_INU      | 8'd0 - 8'd46 is only available.                    |
|         |       |                        | Thermometer channel Start trigger                  |
| 0x0420  | [0]   | THERMO STIRIC          | 0 : not start                                      |
| 0,0120  | [0]   |                        | 1 : start transaction in case of                   |
|         |       |                        | THERMO_CTRL_STTRIG_SEL = 0                         |
| 0x0421  | [0]   | THERMO_ENABLE          | Thermometer channel Enable 0: Off 1: On            |
|         |       |                        | Select of Slave Device for Thermometer channel     |
|         | [6:5] |                        | 2'b00 : not select                                 |
|         |       | THERMO_CTRL_DEVSEL     | 2'b01 : device1 (SS1)                              |
| 0x0423  |       |                        | 2 b10 : device2 (SS2)                              |
|         |       |                        | Select of start trigger                            |
|         | [7]   | THERMO CTRI STTRIG SEI | 0: start by register (THERMO_STTRIG)               |
|         |       | THERMO_CTRL_STTRIG_SEL | 1: start by internal sync signal (LDD THRM TIM R)  |
|         |       |                        | Number of transactions for Thermometer channel     |
|         |       |                        | 8'h00 : transaction x 1                            |
| 0.0425  | [7:0] |                        | 8'h01 : transaction x 2                            |
| 0X0425  | [7:0] | THERMO_DIVIDE          |  |
|         |       |                        | 8'h0f : transaction x 16                           |
|         |       |                        | 8'h1x : prohibit                                   |
| 0x0426  | [7:0] | THERMO RX BUF NO       | Start pointer of RX buffer for Thermometer channel |
|         | []    |                        | 8'd0 - 8'd15 is only available.                    |
| 0x0427  | [7:0] | THERMO_TX_BUF_NO       | Start pointer of IX buffer for Thermometer channel |
|         |       |                        | 8 d0 - 8 d46 is only available.                    |
|         |       |                        |  |
|         |       |                        | 8'd1 : 1st hvte is Tx. after Rx                    |
| 0x042A  | [7.0] | THERMO BIDIR 3WIO      | 8'd2 : 1st 2nd byte is Tx, after Rx                |
| 0/012/1 | [7.0] |                        |  |
|         |       |                        | 8'd48 : 1st - 48th byte is Tx, after Rx            |
|         |       |                        | 8'd49 - 8'd255 is prohibited.                      |
|         |       |                        | General channel Start trigger                      |
| 0v0420  | 101   | CENEDAL STTDIC         | 0: not start                                       |
| 0x0430  | [υ]   | GENERAL_STIRIG         | 1: start transaction in case of                    |
|         |       |                        | GENERAL_CTRL_STTRIG_SEL = 0                        |
| 0x0431  | [0]   | GENERAL_ENABLE         | General channel Enable 0 : Off 1 : On              |

| 0x0433         [6:5]         GENERAL_CTRL_DEVSEL         Select of Slave Device for General channel<br>2'b01: device1 (SS1)<br>2'b10: device1 (SS1)<br>2'b10: device1 (SS1)<br>2'b10: device1 (SS1)           0x0435         [7:0]         GENERAL_DIVIDE         Number of transactions for General channel<br>8'h00: transaction x 1<br>8'h01: transaction x 1<br>8'h01: transaction x 1<br>8'h01: transaction x 16<br>8'h11: growhibit           0x0436         [7:0]         GENERAL_RX_BUF_NO         Start pointer of RX buffer for General channel<br>8'd0 - 8'd15 is only available.           0x0437         [7:0]         GENERAL_TX_BUF_NO         Start pointer of RX buffer for General channel<br>8'd0 - 8'd2 is d15 is only available.           0x0438         [7:0]         GENERAL_TX_BUF_NO         Start pointer of RX buffer for General channel<br>8'd0 - 8'd2 is is noly available.           0x0438         [7:0]         GENERAL_BIDIR_3WIO         Start pointo for X buffer for General channel<br>8'd0 - 8'd2 is is noly available.           0x0443         [7:0]         GENERAL_BIDIR_STPOINT         Start Pointo for X buffer for General channel<br>8'd0 - 8'd2's is noly available.           0x0443         [7:0]         COMMON_THERMO_STPOINT         Start Point of Tx ster Rx<br>8'd4 - 8'd25's is prohibited.           0x0443         [7:0]         COMMON_THERMO_STPOINT         Start Point of reselect signal/XCEM1<br>0 : sample data when active to idle           [1]         SS1_CPDL         0: Low : active<br>(negative puise)         1: High : active<br>(negative puise)   | Address | Bit   | Register Name         | Description  |
|---|---------|-------|-----------------------|--|
| 0x0433         (6:5)         GENERAL_CTRL_DEVSEL         2b00 : not select           0x0433         (6:5)         GENERAL_CTRL_DEVSEL         2b01 : device1 (SS1)           0x0435         (7:0)         GENERAL_DIVIDE         Number of transactions for General channel           0x0435         (7:0)         GENERAL_DIVIDE         B1h01 : transaction x 1           0x0436         (7:0)         GENERAL_RX_BUF_NO         Start pointer of RX buffer for General channel           0x0437         (7:0)         GENERAL_TX_BUF_NO         Start pointer of TX buffer for General channel           0x0437         (7:0)         GENERAL_RX_BUF_NO         Start pointer of TX buffer for General channel           0x0437         (7:0)         GENERAL_BUF_NO         Start pointer of TX buffer for General channel           0x0438         (7:0)         GENERAL_BUF_NO         Start pointer of TX buffer for General channel           0x0438         (7:0)         GENERAL_BIDIR_3WIO         Start pointer of TX buffer for General channel           0x0434         (7:0)         GENERAL_BIDIR_SWIO         Start pointer of TX buffer for General channel           0x0443         (7:0)         GENERAL_BIDIR_SWIO         Start pointer of TX buffer for General channel           0x0443         (7:0)         GENERAL_BIDIR_SWIO         Start pointer of TX buffer for General channel<  |         |       |                       | Select of Slave Device for General channel             |
| 0x0433         [6:5]         GENERAL_CTRL_DEVSEL         2/b11 : device1 (SS1)           2/b11 : device1 (SS1)         2/b11 : device1 (SS1)         Number of transactions for General channel           0x0435         [7:0]         GENERAL_DIVIDE         8/b01 : transaction x 1           0x0435         [7:0]         GENERAL_RX_BUF_NO         8/b11 : transaction x 1           0x0437         [7:0]         GENERAL_RX_BUF_NO         8/b11 : transaction x 1           0x0437         [7:0]         GENERAL_TX_BUF_NO         8/b1 : stophild in transaction x 1           0x0437         [7:0]         GENERAL_TX_BUF_NO         Start pointer of TX buffer for General channel           8/d0 - 8/d15 is only available.         Number of TX buffer for General channel         8/d0 - 8/d15 is only available.           0x0438         [7:0]         GENERAL_BIDIR_3WIO         Start pointer of TX buffer for General channel           8/d1 : stopker in TXR CH         8/d1 : stopker in TXR CH         8/d2 : stophild ind.           0x0443         [7:0]         COMMON_THERMO_STPOINT         Start point of Temp Data           8/d0 - 8/d15 is only available.         Slave Device 1 Setting         0 : Low : alde when active to idle           1         SS1_CPOL         0 : Low : active (negative pulse)         1 : sample data when nick to cative           [1]         SS1_PO   | 0x0433  |       |                       | 2'b00 : not select                                     |
| 2/101         device2 (SS2)<br>2/D11           2/00435         [7:0]         GENERAL_DIVIDE         Number of transaction x 1<br>8/h01           0x0435         [7:0]         GENERAL_RX_BUF_NO         B/h01         Imasaction x 2<br>·····           0x0436         [7:0]         GENERAL_RX_BUF_NO         Start pointer of RX buffer for General channel<br>8/h01         B/h11           0x0437         [7:0]         GENERAL_RX_BUF_NO         Start pointer of RX buffer for General channel<br>8/d0 - 8/d15 is only available.           0x0437         [7:0]         GENERAL_TX_BUF_NO         Start pointer of RX buffer for General channel<br>8/d0 - 8/d15 is only available.           0x0437         [7:0]         GENERAL_BIDIR_3WIO         Start pointer of TX byte in TX, after RX<br>8/d12           0x0438         [7:0]         GENERAL_BIDIR_3WIO         Start point of Temp Data<br>8/d0 - 8/d15 is only available.           0x0443         [7:0]         COMMON_THERMO_STPOINT         Start point of Temp Data<br>8/d0 - 8/d15 is only available.           0x0443         [7:0]         COMMON_THERMO_STPOINT         Starte Device 1 Setting<br>0 : Low : idle to active<br>1 : sample data when active to idle<br>1 : High : idle to we catext signal(XCEM1)<br>0 : Low : idle High : active (negative pulse)<br>1 : High : idle Low : active (negative pulse)<br>1 : High : idle us context in (SIXCEM1)<br>0 : Low : idle High : active (nostive of 1<br>1 : High : idle context is starting 0 : LSB first 1 : MSB first<br>1 : MS1 - Miree connection (SO 1 cond SD1 terminal are for<br>unidirectiona  |         | [6:5] | GENERAL_CTRL_DEVSEL   | 2'b01 : device1 (SS1)                                  |
| 2bi1:device1 (SS1)           0x0435         [7:0]         GENERAL_DIVIDE         Number of transactions for General channel<br>8h00:transaction x 1<br>8h01:transaction x 2<br>   |         |       |                       | 2'b10 : device2 (SS2)                                  |
| 0x0435         [7:0]         GENERAL_DIVIDE         Number of transactions for General channel<br>8'h00 : transaction x 1<br>8'h01 : transaction x 1<br>8'h01 : transaction x 1<br>8'h01 : transaction x 1<br>8'h01 : transaction x 16<br>8'h01 |         |       |                       | 2'b11 : device1 (SS1)                                  |
| 0x0435         [7:0]         GENERAL_DIVIDE         Bh01: transaction x 1<br>Bh01: transaction x 2<br><br>Bh01: transaction x 16<br>Bh1x: prohibit           0x0436         [7:0]         GENERAL_RX_BUF_NO         Start pointer of RX buffer for General channel<br>Bd0 - 8d45 is only available.           0x0437         [7:0]         GENERAL_TX_BUF_NO         Start pointer of TX buffer for General channel<br>Bd0 - 8d46 is only available.           0x0437         [7:0]         GENERAL_TX_BUF_NO         Start pointer of TX buffer for General channel<br>Bd0 - 8d46 is only available.           0x0438         [7:0]         GENERAL_BIDIR_3WIO         Start pointer of TX buffer for X.           0x0443         [7:0]         GENERAL_BIDIR_3WIO         Start point TX, after Rx<br>8d49 - 8d255 is prohibited.           0x0443         [7:0]         COMMON_THERMO_STPOINT         Start point of Tmx pbata<br>8d0 - 8d45 is only available.           0x0443         [7:0]         COMMON_THERMO_STPOINT         Start point of Tmx pbata<br>8d0 - 8d45 is only available.           0         SS1_CPHA         Stare Device 1 Setting<br>0 : sample data when active to idle         Stare Device 1 Setting<br>0 : sample data when active to idle           11         SS1_FIRSTBIT         Stare Device 1 Setting 0 : sample data when active to idle           12         SS1_BIDR_WIRE         Stare Device 1 Setting 0 : normal mode 1 : Rx timing<br>1/2SCK delay           13         SS1_BIDR_WIRE  |         |       |                       | Number of transactions for General channel             |
| 0x0435         [7:0]         GENERAL_DIVIDE         Bh01 : transaction x 2<br>  |         |       |                       | 8'h00 : transaction x 1                                |
| 0x0433     [7:0]     GENERAL_DIVIDE        0x0436     [7:0]     GENERAL_RX_BUF_NO     Start pointer of RX buffer for General channel<br>8/d0 - 8/d15 is only available.       0x0437     [7:0]     GENERAL_TX_BUF_NO     Start pointer of TX buffer for General channel<br>8/d0 - 8/d15 is only available.       0x0437     [7:0]     GENERAL_TX_BUF_NO     Start pointer of TX buffer for General channel<br>8/d0 - 8/d15 is only available.       0x043A     [7:0]     GENERAL_BIDIR_3WIO     Start pointer of TX buffer for X buffer for<br>8/d0 - 8/d15 is only available.       0x0443     [7:0]     GENERAL_BIDIR_3WIO     Start point of Txm point Tx after Rx<br>8/d49 - 8/d255 is prohibited.       0x0443     [7:0]     COMMON_THERMO_STPOINT     Start point of Temp Data<br>8/d0 - 8/d15 is only available.       0x0443     [7:0]     COMMON_THERMO_STPOINT     Start point of Temp Data<br>8/d0 - 8/d15 is only available.       0x0443     [7:0]     COMMON_THERMO_STPOINT     Start point of Temp Data<br>8/d0 - 8/d15 is only available.       11     SS1_CPHA     0 : sample data when idle to active<br>1 : sample data when idle to active<br>1 : sample data when active (positive pulse)<br>1 : High : active (positive pulse)<br>1 : SS1_POL       0x0450     [3]     SS1_FIRSTBIT     Slave Device 1 Setting 0 : ISB first 1 : MSB first<br>1 : SS1_BIDIR_WIRE       [4]     SS1_BIDIR_WIRE     Slave   | 0×0425  | [7:0] |                       | 8'h01 : transaction x 2                                |
| B hOf: transaction x 16<br>Brhx: prohibit           0x0436         [7:0]         GENERAL_RX_BUF_NO         Start pointer of RX buffer for General channel<br>B'd0 - 8/d15 is only available.           0x0437         [7:0]         GENERAL_TX_BUF_NO         Start pointer of TX buffer for General channel<br>B'd0 - 8/d45 is only available.           0x0437         [7:0]         GENERAL_BIDIR_3WIO         Start pointer of TX buffer for General channel<br>B'd0 - 8/d45 is only available.           0x0434         [7:0]         GENERAL_BIDIR_3WIO         B'd1 : 1st byte is Tx, after Rx<br>B'd2 : 1st 2,rad byte is Tx, after Rx<br>B'd49 - 8/d256 is prohibited.           0x0443         [7:0]         COMMON_THERMO_STPOINT         Start point of Temp Data<br>B'd0 - 8/d15 is only available.           0x0443         [7:0]         COMMON_THERMO_STPOINT         Start point of Temp Data<br>B'd0 - 8/d15 is only available.           0         SS1_CPHA         0 : sample data when idle to active<br>1 : sample data when idle to active (negative pulse)           11]         SS1_CPDL         0 : Low : idle High : active (positive pulse)           12]         SS1_PIRSTBIT         Slave Device 1 Setting 0 : LSB first 1 : MSB first<br>Slave Device 1 Setting 0 : LSB first 1 : MSB first           13]         SS1_BIDIR_WIRE         Slave Device 1 Setting 0 : LSB first 1 : MSB first<br>Slave Device 2 Setting 0 : LSB first 1 : RX  | 0x0435  | [7.0] | GENERAL_DIVIDE        |  |
| Bh1x: prohibit           0x0436         [7:0]         GENERAL_RX_BUF_NO         Start pointer of RX buffer for General channel<br>8d0 - 8d15 is only available.           0x0437         [7:0]         GENERAL_TX_BUF_NO         Start pointer of TX buffer for General channel<br>8d0 - 8d45 is only available.           0x0437         [7:0]         GENERAL_TX_BUF_NO         Start pointer of TX buffer for General channel<br>8d0 - 8d45 is only available.           0x043A         [7:0]         GENERAL_BIDIR_3WIO         Start pointer of TX buffer for General channel<br>8d0 - 8d45 is not, available.           0x0443         [7:0]         GENERAL_BIDIR_3WIO         Bd1: 1st byte is Tx, after Rx<br>8d49 - 8d255 is prohibited.           0x0443         [7:0]         COMMON_THERMO_STPOINT         Start point of Temp Data<br>8d0 - 8d15 is only available.           0x0443         [7:0]         COMMON_THERMO_STPOINT         Start point of Temp Data<br>8d0 - 8d15 is only available.           0x0443         [7:0]         COMMON_THERMO_STPOINT         Start point of Temp Data<br>8d0 - 8d15 is only available.           11         SS1_CPOL         0 : sample data when idle to active<br>1 : High : idle Low : active (negative pulse)           12         SS1_POL         0 : Low : active (negative pulse)           13         SS1_FIRSTBIT         Slave Device 1 Setting 0 : LSB first 1 : MSB f   |         |       |                       | 8'h0f : transaction x 16                               |
| 0x0436         [7:0]         GENERAL_RX_BUF_NO         Start pointer of RX buffer for General channel<br>8'd0 - 8'd15 is only available.           0x0437         [7:0]         GENERAL_TX_BUF_NO         Start pointer of TX buffer for General channel<br>8'd0 - 8'd46 is only available.           0x043A         [7:0]         GENERAL_BIDIR_3WIO         Number of TX byte in Tx/Rx CH<br>8'd0 - Rift Rx           0x043A         [7:0]         GENERAL_BIDIR_3WIO         8'd2 - 1'st,2nd byte is Tx, after Rx           0x0443         [7:0]         COMMON_THERMO_STPOINT         Start point of Temp Data<br>8'd0 - 8'd15 is only available.           0x0443         [7:0]         COMMON_THERMO_STPOINT         Stare Device 1 Setting<br>0 : sample data when active to idle           11         SS1_CPHA         0 : sample data when active to idle           12         SS1_POL         Slave Device 1 Setting<br>0 : Low : active (negative pulse)           13         SS1_FIRSTBIT         Slave Device 1 Setting 0 : LSB first 1 : MSB first<br>1 : MSB first           14         SS1_KGS_LDD         Slave Device 1 Setting 0 : LSB first 1 : MSB first<br>1 : SS2_CPOL           11         SS1_FIRSTBIT         Slave Device 1 Setting 0 : LSB first 1 : MSB first<br>1 : SS1_Wire connection (SDO terminal is for SDO/ SDI<br>bidirectional communication)           16         SS1_KGS_LDD         Slave Device 2 Setting<br>0 : Low : active (negative pulse)           11         SS2_CPOL <td></td> <td></td> <td></td> <td>8'h1x : prohibit</td>  |         |       |                       | 8'h1x : prohibit                                       |
| 0x0400         [1:0]         OLINERAL_TX_BUF_NO         Bit of pointer of TX buffer for General channel<br>8d0 - 8'd46 is only available.           0x0437         [7:0]         GENERAL_TX_BUF_NO         Start pointer of TX byte in Tx/Rx CH<br>8'd0 - 8'd46 is only available.           0x043A         [7:0]         GENERAL_BIDIR_3WIO         8'd1 : 1st byte is Tx, after Rx<br>8'd2 : 1st.2nd byte is Tx, after Rx<br>8'd4 : 1st - 48th byte is Tx, after Rx<br>8'd4 = 8'd25 is prohibited.           0x0443         [7:0]         COMMON_THERMO_STPOINT         Start point of Temp Data<br>8'd0 - 8'd55 is prohibited.           0x0443         [7:0]         COMMON_THERMO_STPOINT         Start point of Temp Data<br>8'd0 - 8'd55 is only available.           0x0443         [7:0]         COMMON_THERMO_STPOINT         Stare Device 1 Setting<br>0 : sample data when idle to active<br>1 : sample data when active to idle<br>1 : High : idle _ Low : active (negative pulse)           0x0450         [2]         SS1_POL         0 : Low : active (negative pulse)           [3]         SS1_FIRSTBIT         Slave Device 1 Setting 0 : LSB first 1 : MSB first           [4]         SS1_BIDIR_WIRE         Slave Device 1 Setting 0 : normal mode 1 : Rx timing<br>1/2SCK delay           [6]         SS1_KGS_LDD         Slave Device 2 Setting<br>0 : normal mode 1 : Rx timing<br>1/2SCK delay           [7]         SS2_CPOL         Slave Device 2 Setting<br>0  | 0x0436  | 12.01 | GENERAL BY BUE NO     | Start pointer of RX buffer for General channel         |
| 0x0437         [7:0]         GENERAL_TX_BUF_NO         Start pointer of TX buffer for General channel<br>8/d0 - 8/d46 is only available.           0x043A         [7:0]         GENERAL_BIDIR_3WIO         Number of Tx byte in Tx/Rx CH<br>8/d0 : All Rx<br>8/d1 : 1st byte is Tx, after Rx<br>8/d49 - 8/d255 is prohibited.           0x043A         [7:0]         GENERAL_BIDIR_3WIO         8/d1 : 1st byte is Tx, after Rx<br>8/d49 - 8/d255 is prohibited.           0x0443         [7:0]         COMMON_THERMO_STPOINT         8/d0 - 8/d15 is only available.           0x0443         [7:0]         COMMON_THERMO_STPOINT         Start point of Temp Data<br>8/d0 - 8/d15 is only available.           0x0443         [7:0]         COMMON_THERMO_STPOINT         Stare Device 1 Setting<br>0 : sample data when active to idle           1         SS1_CPHA         0 : sample data when active to idle           1         SS1_CPOL         0 : Low : active (negative pulse)<br>1 : High : active (positive pulse)           1         SS1_POL         0 : Low : active (negative pulse)           1         SS1_POL         0 : LSB first 1 : MSB first           1         SS1_POL         0 : Sample data when active to idle           1         SS1_POL         0 : Sample data when active (notive pulse)           1         : SS1_FIRSTBIT         Slave Device 1 Setting 0 : ISB first 1 : MSB first           1         : SS1_BIDR_WIRE  | 0.0430  | [7.0] | GENERAL_RA_DOI_NO     | 8'd0 - 8'd15 is only available.                        |
| 0x0437       [F.0]       CRERCE_IXCE_IXCE       8/d0 - 8/d46 is only available.         0x043A       [7:0]       GENERAL_BIDIR_3WIO       Number of Tx byte in Tx/Rx CH<br>8/d0 : All Rx<br>8/d1 : 1st byte is Tx, after Rx<br>8/d4 : 1st - 48th byte is Tx, after Rx<br>8/d4 : 1st - 48th byte is Tx, after Rx         0x0443       [7:0]       COMMON_THERMO_STPOINT       Start point of Temp Data<br>8/d0 - 8/d15 is only available.         0x0443       [7:0]       COMMON_THERMO_STPOINT       Start point of Temp Data<br>8/d0 - 8/d15 is only available.         0x0443       [7:0]       COMMON_THERMO_STPOINT       Start point of Temp Data<br>8/d0 - 8/d15 is only available.         0x0443       [7:0]       COMMON_THERMO_STPOINT       Start point of Temp Data<br>8/d0 - 8/d15 is only available.         0x0450       [0]       SS1_CPDL       Stare Device 1 Setting<br>0 : sample data when active to idle<br>5/save Device 1 Setting 0 relative pulse)<br>1 : High : active (positive pulse)<br>1 : High : active (negative pulse)<br>1 : High : active (negative pulse)<br>1 : High : active (negative pulse)         0x0450       [3]       SS1_FIRSTBIT       Slave Device 1 Setting 0 : LSB first 1 : MSB first<br>Set the SPI connection (SDO and SDI terminal are for<br>unidirectional communication)         [6]       SS2_CPHA       Slave Device 2 Setting<br>0 : sample data when active to idle<br>Slave Device 2 Setting<br>0 : LSW infine 1/2SCK delay         [1]       SS2_CPOL       C1-cwr : idle High : active (negative pulse)<br>1 : High : idle Lowr : active (negative pulse)<br>1 : High : idle Lowr : act  | 0×0437  | [7:0] | GENERAL TY BUE NO     | Start pointer of TX buffer for General channel         |
| 0x043A         [7:0]         GENERAL_BIDIR_3WIO         Bit is the is Tx, after Rx<br>Bid1: is the is Tx, after Rx<br>Bid2: ist_2nd byte is Tx, after Rx<br>Bid48: 1st - 48th byte is Tx, after Rx<br>Bid49: 8/d255 is prohibited.           0x0443         [7:0]         COMMON_THERMO_STPOINT         Start point of Temp Data<br>Bid0: 8/d15 is only available.           0x0443         [7:0]         COMMON_THERMO_STPOINT         Stare Device 1 Setting<br>0: is sample data when idle to active<br>1: sample data when idle to active<br>1: sample data when idle to active<br>1: sample data when idle to active<br>0: idle Thigh: active (negative pulse)<br>1: High: active (positive pulse)<br>1: SS1_FIRSTBIT           0x0450         [3]         SS1_FIRSTBIT         Stare Device 1 Setting 0: is Strist 1: MSB first<br>Set the SPI connection to slave device 1<br>1: SPI 4-wire connection (SDO and SDI terminal are for<br>undirectional communication)<br>0: SPI 3-wire connection (SDO terminal is for SDO/ SDI<br>bidirectional communication)           16]         SS2_CPHA         Slave Device 2 Setting<br>0: curve idle High: active (negative pulse)<br>1: High: idle Low: active (negati   | 0x0437  | [7.0] | GENERAL_TA_BOF_NO     | 8'd0 - 8'd46 is only available.                        |
| 0x043A         [7:0]         GENERAL_BIDIR_3WIO         8'd0 : All Rx<br>8'd1 : 1st byte is Tx, after Rx<br>8'd4 : 1st - 48th byte is Tx, after Rx<br>8'd4 : 1st - 48th byte is Tx, after Rx<br>8'd4 : 1st - 48th byte is Tx, after Rx<br>8'd4 : 8'd2 : 1st, 2d1 byte is Tx, after Rx           0x0443         [7:0]         COMMON_THERMO_STPOINT         Start point of Temp Data<br>8'd0 - 8'd15 is only available.           0x0443         [7:0]         COMMON_THERMO_STPOINT         Start point of Temp Data<br>8'd0 - 8'd15 is only available.           0         SS1_CPHA         0 : sample data when active to citle           1         Ss1_CPOL         0 : Low : idle           1         SS1_CPOL         1 : High : active (positive pulse)           1         Ss1_POL         0 : Low : active (negative pulse)           1         Ss1_FIRSTBIT         Slave Device 1 Setting for select signal(XCEM1)           0         1: High : active (positive pulse)         1 : MSB first           1         Ss1_FIRSTBIT         Slave Device 1 Setting 0 : LSB first 1 : MSB first           1         Ss1_BIDIR_WIRE         1: Set He SPI connection (SDO and SDI terminal are for<br>unidirectional communication)           0         Ss2_CPHA         0 : sample data when active to idle           1         Ss1_BIDIR_WIRE         Slave Device 2 Setting           0         Ss2_CPOL         0 : Low : idle         High : active (negative pulse)   |         |       |                       | Number of Tx byte in Tx/Rx CH                          |
| 0x043A         [7:0]         GENERAL_BIDIR_3WIO         8'd1 : 1st byte is Tx, after Rx<br>8'd2 : 1st,2nd byte is Tx, after Rx<br>8'd4 : 1st - 48th byte is Tx, after Rx<br>8'd49 - 8'd255 is prohibited.           0x0443         [7:0]         COMMON_THERMO_STPOINT         Start point of Temp Data<br>8'd0 - 8'd15 is only available.           0x0443         [7:0]         COMMON_THERMO_STPOINT         Start point of Temp Data<br>8'd0 - 8'd15 is only available.           [0]         SS1_CPHA         0 : sample data when active to idle           [1]         SS1_CPOL         0: Low : active (positive pulse)<br>1 : High : idle Low : active (negative pulse)           [2]         SS1_POL         0: Low : active (negative pulse)           [3]         SS1_FIRSTBIT         Slave Device 1 Setting 0 reslect signal(XCEM1)<br>0 : Low : active (negative pulse)           [4]         SS1_BIDIR_WIRE         Slave Device 1 Setting 0 : LSB first 1 : MSB first<br>Set the SPI connection (SDO and SDI terminal are for<br>unidirectional communication)           [6]         SS1_KGS_LDD         Slave Device 2 Setting<br>0 : sample data when idle to active<br>1 : SPI 4-wire connection (SDO and SDI terminal are for<br>unidirectional communication)           0x0454         [6]         SS2_CPOL         Slave Device 2 Setting<br>0 : Low : idle High : active (negative pulse)           11         SS2_CPOL         Slave Device 2 Setting<br>0  |         |       |                       | 8'd0 : All Rx  |
| 0x043A         [7:0]         GENERAL_BIDIR_3WIO         8'd2 : 1st, 2nd byte is Tx, after Rx<br>8'd49 : 4d255 is prohibited.           0x0443         [7:0]         COMMON_THERMO_STPOINT         Start point of Temp Data<br>8'd0 - 8'd15 is only available.           0x0443         [7:0]         COMMON_THERMO_STPOINT         Start point of Temp Data<br>8'd0 - 8'd15 is only available.           0x0443         [7:0]         COMMON_THERMO_STPOINT         Stare Device 1 Setting<br>0 : sample data when active to idle           0x0443         [1]         SS1_CPHA         Stave Device 1 Setting<br>0 : Low : idle         High : active (positive pulse)           [1]         SS1_CPOL         Stave Device 1 Setting<br>0 : Low : active (negative pulse)         Stave Device 1 Setting 0 : LSB first 1 : MSB first           [2]         SS1_POL         Stave Device 1 Setting 0 : LSB first 1 : MSB first           [3]         SS1_FIRSTBIT         Stave Device 1 Setting 0 : LSB first 1 : MSB first           [4]         SS1_BIDIR_WIRE         Stave Device 1 Setting 0 : LSB first 1 : MSB first           [6]         SS2_CPHA         0 : sample data when idle to active<br>1 : SP1 4-wire connection (SDO and SDI terminal re for<br>unidirectional communication)           0x0454         [1]         SS2_CPOL         0 : sample data when idle to act  |         |       |                       | 8'd1 : 1st byte is Tx, after Rx                        |
| 0x0443         [7:0]         COMMON_THERMO_STPOINT         Start point of Temp Data<br>8'd0 - 8'd15 is only available.           0x0443         [7:0]         COMMON_THERMO_STPOINT         Start point of Temp Data<br>8'd0 - 8'd15 is only available.           0x0443         [7:0]         COMMON_THERMO_STPOINT         Start point of Temp Data<br>8'd0 - 8'd15 is only available.           0         SS1_CPHA         Stave Device 1 Setting         0 : sample data when active to idle           1         SS1_CPOL         0 : Low : idle         High : active (positive pulse)<br>1 : High : idle _Low : active (negative pulse)           0x0450         [2]         SS1_POL         0 : Low : active (negative pulse)<br>1 : High : active (positive pulse)           0x0450         [3]         SS1_FIRSTBIT         Slave Device 1 Setting 0 : LSB first 1 : MSB first<br>1 : MSB first           [4]         SS1_BIDIR_WIRE         Slave Device 1 Setting 0 : LSB first 1 : MSB first<br>1 : SPI 4-wire connection (SDO and SDI terminal are for<br>unidirectional communication)           [6]         SS1_KGS_LDD         Slave Device 1 Setting 0 : normal mode 1 : Rx timing<br>1/2SCK delay           [1]         SS2_CPHA         Slave Device 2 Setting<br>0 : Low : idle High : active (positive pulse)<br>1 : High : idle Low : active inegative pulse)<br>1 : High : idle Low : active inegative pulse)           [1]         SS2_CPOL         Slave Device 2 Setting<br>0 : Low : idle High : active (positive pulse)<br>1 : High : idle Low : active (negative pulse)<br>1 :   | 0x043A  | [7:0] | GENERAL_BIDIR_3WIO    | 8'd2 : 1st,2nd byte is Tx, after Rx                    |
| 0x0443         [7:0]         COMMON_THERMO_STPOINT         Start point of Temp Data<br>8'd0 - 8'd15 is only available.           0x0443         [7:0]         COMMON_THERMO_STPOINT         Start point of Temp Data<br>8'd0 - 8'd15 is only available.           0         SS1_CPHA         Slave Device 1 Setting<br>0 : sample data when id to active<br>1 : sample data when active to idle           11         SS1_CPOL         Slave Device 1 Setting<br>0 : Low : idle High: active (positive pulse)<br>1 : High: idle Low : active (negative pulse)           0x0450         [2]         SS1_POL         Slave Device 1 Setting for select signal(XCEM1)<br>0 : Low : idle migh: active (positive pulse)           0x0450         [3]         SS1_FIRSTBIT         Slave Device 1 Setting 0 : LSB first 1 : MSB first           [4]         SS1_BIDIR_WIRE         Set the SPI connection (SDO and SDI terminal are for<br>undirectional communication)<br>0: SPI 3-wire connection (SDO terminal is for SDO/ SDI<br>bidirectional communication)           [6]         SS2_CPHA         Slave Device 2 Setting<br>0 : sample data when active to idle           [1]         SS2_CPOL         Slave Device 2 Setting<br>0 : Low : idle High : active (positive pulse)           [1]         SS2_CPOL         Slave Device 2 Setting<br>0 : Low : idle High : active to idle           [2]         SS2_CPOL         Slave Device 2 Setting<br>0 : Low : idle High : active (positive pulse)           [3]         SS2_CPOL         Slave Device 2 Setting<br>0 : Low : idle High :  |         |       |                       | •••  |
| 0x0443         [7:0]         COMMON_THERMO_STPOINT         Start point of Temp Data<br>Start point of Temp Data<br>Start point of Temp Data<br>Stare Device 1 Setting           [0]         SS1_CPHA         Slave Device 1 Setting<br>0 : sample data when active to idle           [1]         SS1_CPOL         Slave Device 1 Setting<br>0 : Low : idle High : active (negative pulse)           [1]         SS1_POL         0 : Low : idle High : active (negative pulse)           [2]         SS1_POL         0 : Low : active (negative pulse)           [3]         SS1_FIRSTBIT         Slave Device 1 Setting<br>0 : Low : active (negative pulse)           [4]         SS1_BIDIR_WIRE         Set the SPI connection to slave device 1<br>1 : SIgn = Device 1 Setting 0 : LSB first 1 : MSB first           [6]         SS1_KGS_LDD         Slave Device 1 Setting 0 : normal mode 1 : Rx timing<br>1/2SCK delay           [7]         SS2_CPOL         Slave Device 2 Setting<br>0 : Low : active (negative pulse)           [8]         SS2_CPOL         Slave Device 2 Setting<br>0 : Low : idle High : active (negative pulse)           [1]         SS2_CPOL         Slave Device 2 Setting<br>0 : Low : active (negative pulse)           [4]         SS2_BIDIR_WIRE         Slave Device 2 Setting<br>0 : Low : idle High : active (negative pulse)           [4]         SS2_BIDIR_WIRE         Slave Device 2 Setting<br>0 : Low : idle Low : active (negative pulse)           [6]         SS2_KGS_LDD <td></td> <td></td> <td></td> <td>8'd48 : 1st - 48th byte is Tx, after Rx</td>   |         |       |                       | 8'd48 : 1st - 48th byte is Tx, after Rx                |
| 0x0443         [7:0]         COMMON_THERMO_STPOINT         Start point of Temp Data<br>8:d0 - 8'd15 is only available.           Stave Device 1 Setting         0: sample data when active to idle         Stave Device 1 Setting           [0]         SS1_CPHA         0: sample data when active to idle           [1]         SS1_CPOL         0: Low: idle High: active (positive pulse)           [1]         SS1_POL         0: Low: idle High: active (negative pulse)           [2]         SS1_POL         0: Low: active (negative pulse)           [3]         SS1_FIRSTBIT         Stave Device 1 Setting 0: LSB first 1: MSB first           [4]         SS1_BIDIR_WIRE         Set the SPI connection to slave device 1           [4]         SS1_BIDIR_WIRE         Stave Device 1 Setting 0: normal mode 1: Rx timing 1/2SCK delay           [6]         SS1_KGS_LDD         Stave Device 2 Setting 0: normal mode 1: Rx timing 1/2SCK delay           [1]         SS2_CPDL         0: sample data when idle to active (negative pulse)           [1]         SS2_CPOL         Stave Device 2 Setting 0: normal mode 1: Rx timing 1/2SCK delay           [4]         SS2_CPOL         Stave Device 2 Setting 0: normal mode 1: Rx timing 1/2SCK delay           [4]         SS2_CPOL         Stave Device 2 Setting 0: convection to slave device 2           [4]         SS2_CPOL         Stave Device 2 Setting 0: c   |         |       |                       | 8'd49 - 8'd255 is prohibited.                          |
| Image: Section of the sectin of the section of the section   | 0x0443  | [7.0] | COMMON THERMO STPOINT | Start point of Temp Data                               |
| Image: Size Device 1 Setting         0: sample data when idle to active           Image: Size Device 1 Setting         0: Low : idle High : active (positive pulse)           Image: Size Device 1 Setting         0: Low : idle High : active (negative pulse)           Image: Size Device 1 Setting         0: Low : idle High : active (negative pulse)           Image: Size Device 1 Setting for select signal(XCEM1)         0: Low : active (negative pulse)           Image: Size Device 1 Setting for select signal(XCEM1)         0: Low : active (negative pulse)           Image: Size Device 1 Setting for select signal(XCEM1)         0: Low : active (positive pulse)           Image: Size Device 1 Setting for select signal(XCEM1)         0: Low : active (positive pulse)           Image: Size Device 1 Setting for select signal(XCEM1)         0: Low : active (positive pulse)           Image: Size Device 1 Setting for select signal(XCEM1)         0: Low : active (positive pulse)           Image: Size Device 1 Setting for Size Device 1 Setting for SDO/SDI bidirectional communication)         0: SPI 3-wire connection (SDO terminal is for SDO/SDI bidirectional communication)           Image: Size Device 1 Setting for Size Device 2 Setting         0: Sample data when active to idle           Image: Size Device 1 Setting for Size Device 2 Setting         0: Sample data when active (positive pulse)           Image: Size Device 1 Setting for SDO/SDI Device Device 2 Setting         0: Size Device 2 Setting           Image: Size BID   | 0,10110 | [1.0] |                       | 8'd0 - 8'd15 is only available.                        |
| [0]         SS1_CPHA         0 : sample data when idle to active<br>1 : sample data when idle to active<br>1 : sample data when active to idle           [1]         SS1_CPOL         Slave Device 1 Setting<br>0 : Low : idle High : active (positive pulse)<br>1 : High : idle Low : active (negative pulse)           [2]         SS1_POL         Slave Device 1 Setting 0 reslect signal(XCEM1)<br>0 : Low : active (negative pulse)           [3]         SS1_FIRSTBIT         Slave Device 1 Setting 0 : LSB first 1 : MSB first           [4]         SS1_BIDIR_WIRE         Set the SPI connection (SDO and SDI terminal are for<br>unidirectional communication)           [6]         SS1_KGS_LDD         Slave Device 1 Setting 0 : normal mode 1 : Rx timing<br>1/2SCK delay           [1]         SS2_CPHA         Slave Device 2 Setting<br>0 : sample data when idle to active<br>1 : sample data when idle to active<br>1 : sample data when idle to active<br>1 : SIAve Device 2 Setting           [1]         SS2_CPOL         O: Low : idle High : active (positive pulse)           [1]         SS2_CPOL         Slave Device 2 Setting<br>0 : Low : idle Low : active to idle           [4]         SS2_BIDIR_WIRE         Slave Device 2 Setting<br>0 : Low : idle High : active (positive pulse)           [6]         SS2_KGS_LDD         Slave Device 2 Setting<br>0 : Low : idle Low : active (negative pulse)           [6]         SS2_KGS_LDD         Slave Device 2 Setting<br>0 : SP1 3-wire connection (SDO and SD1 terminal are for<br>unidirectional communication)   |         | [0]   | SS1_CPHA              | Slave Device 1 Setting                                 |
| 0x0450         [1]         SS1_CPOL         Slave Device 1 Setting<br>0 : Low : idle High : active (positive pulse)<br>1 : High : idle Low : active (negative pulse)           [2]         SS1_POL         Slave Device 1 Setting for select signal(XCEM1)<br>0 : Low : active (negative pulse)           [3]         SS1_FIRSTBIT         Slave Device 1 Setting 0 : LSB first 1 : MSB first<br>1 : High : active (positive pulse)           [4]         SS1_BIDIR_WIRE         Set the SPI connection to slave device 1<br>1 : SPI 4-wire connection (SDO and SDI terminal are for<br>unidirectional communication)           [6]         SS1_KGS_LDD         Slave Device 2 Setting<br>1 : Sample data when active to idle           [7]         SS2_CPHA         Slave Device 2 Setting<br>0 : Low : active (negative pulse)           [8]         SS2_CPOL         Slave Device 2 Setting<br>0 : Low : active (negative pulse)           [1]         SS2_CPOL         Slave Device 2 Setting<br>0 : Low : active (negative pulse)           [4]         SS2_BIDIR_WIRE         Slave Device 2 Setting<br>0 : Low : active (negative pulse)           [4]         SS2_BIDIR_WIRE         Slave Device 2 Setting<br>0 : Low : active (negative pulse)           [4]         SS2_BIDIR_WIRE         Slave Device 2 Setting<br>0 : Low : active (negative pulse)           [6]         SS2_KGS_LDD         Slave Device 2 Setting<br>0 : Low : active (negative pulse)           [6]         SS2_KGS_LDD         Slave Device 2 Setting<br>0 : normal mode 1 : Py timing   |         |       |                       | 0 : sample data when idle to active                    |
| [1]       SS1_CPOL       Slave Device 1 Setting         0:Low : idle       High : active (positive pulse)         [2]       SS1_POL       Slave Device 1 Setting for select signal(XCEM1)         0:Low : active (negative pulse)       1 : High : active (positive pulse)         [3]       SS1_FIRSTBIT       Slave Device 1 Setting 0 : LSB first 1 : MSB first         [4]       SS1_BIDIR_WIRE       Set the SPI connection to slave device 1         [4]       SS1_BIDIR_WIRE       Slave Device 1 Setting 0 : normal mode 1 : Rx timing 1/2SCK delay         [6]       SS1_KGS_LDD       Slave Device 2 Setting         [1]       SS2_CPHA       0 : sample data when active to idle         [1]       SS2_CPOL       Slave Device 2 Setting         [1]       SS2_CPOL       0 : Low : idle High : active (positive pulse)         [1]       SS2_BIDIR_WIRE       Stave Device 2 Setting         [1]       SS2_CPOL       0 : Low : idle High : active (positive pulse)         [1]       SS2_BIDIR_WIRE       Stave Device 2 Setting         [6]       SS2_KGS_LDD       Slave Device 2 Setting   |         |       |                       | 1 : sample data when active to idle                    |
| [1]         SS1_CPOL         0: Low : idle         High : active (positive pulse)           1: High : idle         Low : active (negative pulse)         Slave Device 1 Setting for select signal(XCEM1)           0x0450         [2]         SS1_FIRSTBIT         Slave Device 1 Setting 0 : LSB first         1 : MSB first           [3]         SS1_FIRSTBIT         Slave Device 1 Setting 0 : LSB first         1 : MSB first           [4]         SS1_BIDIR_WIRE         Set the SPI connection (SDO and SDI terminal are for unidirectional communication)         0 : SPI 3-wire connection (SDO terminal is for SDO/ SDI bidirectional communication)           [6]         SS1_KGS_LDD         Slave Device 2 Setting         1 : sample data when idle to active           [1]         SS2_CPDL         Slave Device 2 Setting         0 : Low : idle         High : active (positive pulse)           [1]         SS2_CPOL         Slave Device 2 Setting         0 : Low : idle         High : active (positive pulse)           [1]         SS2_CPOL         Slave Device 2 Setting         0 : Low : idle         High : active (positive pulse)           [4]         SS2_BIDIR_WIRE         Slave Device 2 Setting         0 : Low : idle         High : active (positive pulse)           [4]         SS2_BIDIR_WIRE         Slave Device 2 Setting         0 : Low : idle         High : active (positive pulse)           [6]   |         |       |                       | Slave Device 1 Setting                                 |
| 0x0450       1: High: idle       Low: active       (negative pulse)         0x0450       SS1_POL       Slave Device 1 Setting for select signal(XCEM1)         0:Low: active       (negative pulse)         1: High: active       (positive pulse)         [3]       SS1_FIRSTBIT       Slave Device 1 Setting       0:LSB first       1:MSB first         [4]       SS1_BIDIR_WIRE       Set the SPI connection to slave device 1       1: SPI 4-wire connection (SDO and SDI terminal are for unidirectional communication)         [6]       SS1_KGS_LDD       Slave Device 1 Setting 0: normal mode 1: Rx timing 1/2SCK delay         [7]       SS2_CPHA       Slave Device 2 Setting         [8]       SS2_CPOL       Slave Device 2 Setting         [9]       SS2_CPOL       Slave Device 2 Setting         [1]       SS2_CPOL       Slave Device 1 Setting to slave device 2         [1]       SS2_CPOL       Slave Device 2 Setting         [1]       SS2_CPOL       Set the SPI connection to slave device 2         [4]       SS2_BIDIR_WIRE       Set the SPI connection to slave device 2         [6]       SS2_KGS_LDD       Set the SPI connection (SDO and SDI terminal are for unidirectional communication)         [6]       SS2_KGS_LDD       Slave Device 2 Setting         [6]       SS2_KGS_LDD <td< td=""><td></td><td rowspan="2">[1]</td><td>SS1_CPOL</td><td>0 : Low : idle High : active (positive pulse)</td></td<>   |         | [1]   | SS1_CPOL              | 0 : Low : idle High : active (positive pulse)          |
| 0x0450       [2]       SS1_POL       Slave Device 1 Setting for select signal(XCEM1)         0:L0w: active (negative pulse)       1: High : active (positive pulse)         [3]       SS1_FIRSTBIT       Slave Device 1 Setting 0 : LSB first 1 : MSB first         [4]       SS1_BIDIR_WIRE       Set the SPI connection to slave device 1         [4]       SS1_BIDIR_WIRE       1: SPI 4-wire connection (SDO and SDI terminal are for unidirectional communication)         [6]       SS1_KGS_LDD       Slave Device 2 Setting         [7]       SS2_CPHA       Slave Device 2 Setting         [8]       SS2_CPOL       Slave Device 2 Setting         [9]       SS2_CPOL       Slave Device 2 Setting         [1]       SS2_CPOL       Slave Device 2 Setting         [1]       SS2_CPOL       1: High : active (negative pulse)         [1]       SS2_CPOL       1: High : active (negative pulse)         [4]       SS2_BIDIR_WIRE       Slave Device 2 Setting         [6]       SS2_KGS_LDD       Slave Device 1 Sum connection (SDO and SDI terminal are for unidirectional communication)         [6]       SS2_KGS_LDD       Slave Device 2 Setting         [6]       SS2_KGS_LDD       Slave Device 2 Setting         [6]       SS2_KGS_LDD       Slave Device 2 Setting         [7]       SS  |         |       |                       | 1 : High : idle Low : active (negative pulse)          |
| 0x0450       [2]       SS1_FOL       0 :: Low : active (negative pulse)         1 : High : active (positive pulse)       [3]       SS1_FIRSTBIT       Slave Device 1 Setting 0 :: LSB first 1 :: MSB first         [4]       SS1_BIDIR_WIRE       Set the SPI connection (SDO and SDI terminal are for unidirectional communication)       0 :: SPI 3-wire connection (SDO terminal is for SDO/ SDI bidirectional communication)         [6]       SS1_KGS_LDD       Slave Device 1 Setting 0 : normal mode 1 :: Rx timing 1/2SCK delay         [7]       SS2_CPHA       Slave Device 2 Setting 0 : normal mode 1 :: Rx timing 1/2SCK delay         [1]       SS2_CPOL       Slave Device 2 Setting 0 : normal mode 1 :: Rx timing 1/2SCK delay         [1]       SS2_CPOL       Slave Device 2 Setting 0 : normal mode 1 :: Rx timing 1 : sample data when active to idle         [1]       SS2_CPOL       Slave Device 2 Setting 0 : normal mode 1 :: Rx timing 1 :: High : idle Low :: active (negative pulse)         [4]       SS2_CPOL       0 :: Sample data when active to idle         [1]       SS2_CPOL       1 :: High : idle Low :: active (negative pulse)         [4]       SS2_BIDIR_WIRE       Set the SPI connection (SDO and SDI terminal are for unidirectional communication)         [6]       SS2_KGS_LDD       Slave Device 2 Setting 0 : SPI 3-wire connection (SDO terminal is for SDO/ SDI bidirectional communication)         [6]       SS2_KGS_LDD       Slave Devic  |         | 101   |                       | Slave Device 1 Setting for select signal(XCEM1)        |
| 0x0450       1: High : active (positive pulse)         [3] SS1_FIRSTBIT       Slave Device 1 Setting 0 : LSB first 1 : MSB first         [4] SS1_BIDIR_WIRE       Set the SPI connection to slave device 1         [4] SS1_BIDIR_WIRE       1: SPI 4-wire connection (SDO and SDI terminal are for undirectional communication)         [6] SS1_KGS_LDD       Slave Device 1 Setting 0 : normal mode 1 : Rx timing 1/2SCK delay         [7] SS2_CPHA       Slave Device 2 Setting 0 : normal mode 1 : Rx timing 1/2SCK delay         [8] SS2_CPOL       Slave Device 2 Setting 0 : normal mode 1 : Rx timing 1/2SCK delay         [9] SS2_CPOL       Slave Device 2 Setting 0 : normal mode 1 : Rx timing 1/2SCK delay         [1] SS2_CPOL       Slave Device 2 Setting 0 : normal mode 1 : Rx timing 1 : sample data when active to idle         [1] SS2_CPOL       Slave Device 2 Setting 0 : normal mode 1 : Rx timing 1 : sample data when active to idle         [1] SS2_CPOL       Slave Device 2 Setting 0 : normal mode 1 : Rx timing 1 : sample data when active to idle         [4] SS2_BIDIR_WIRE       Set the SPI connection to slave device 2         [5] SS2_KGS_LDD       Slave Device 2 Setting         [6] SS2_KGS_LDD       Slave Device 2 Setting         [6] SS2_KGS_LDD       Slave Device 2 Setting         [7] Slave Device 2 Setting       Slave Device 2 Setting         [6] SS2_KGS_LDD       Slave Device 2 Setting         [7] Slave Device 2   |         | [2]   | SS1_POL               | 0 : Low : active (negative pulse)                      |
| [3]       SS1_FIRSTBIT       Slave Device 1 Setting       0 : LSB first       1 : MSB first         [4]       SS1_BIDIR_WIRE       Set the SPI connection (SDO and SDI terminal are for unidirectional communication)       0: SIPI 3-wire connection (SDO terminal is for SDO/ SDI bidirectional communication)         [6]       SS1_KGS_LDD       Slave Device 1 Setting       0: normal mode 1 : Rx timing 1/2SCK delay         [0]       SS2_CPHA       Slave Device 2 Setting       0 : sample data when idle to active 1 : sample data when active to idle         [1]       SS2_CPOL       Slave Device 2 Setting       0 : Low : idle       High : active (positive pulse)         [1]       SS2_CPOL       Set the SPI connection (SDO and SDI terminal are for unidirectional communication)       0: Sample data when active to idle         [4]       SS2_CPOL       Slave Device 2 Setting       0 : Low : idle       High : active (positive pulse)         [4]       SS2_CPOL       Set the SPI connection to slave device 2       1 : High : idle       Low : active (negative pulse)         [4]       SS2_BIDIR_WIRE       Set the SPI connection (SDO and SDI terminal are for unidirectional communication)       0: SPI 3-wire connection (SDO and SDI terminal are for unidirectional communication)       0: SPI 3-wire connection (SDO terminal is for SDO/ SDI bidirectional communication)         [6]       SS2_KGS_LDD       Slave Device 2 Setting       0: anormal mode 1: Px timing 1/2SCK  | 0x0450  |       |                       | 1 : High : active (positive pulse)                     |
| [4]       SS1_BIDIR_WIRE       Set the SPI connection to slave device 1         [4]       SS1_BIDIR_WIRE       1: SPI 4-wire connection (SDO and SDI terminal are for unidirectional communication)         [6]       SS1_KGS_LDD       Slave Device 1 Setting 0 : normal mode 1 : Rx timing 1/2SCK delay         [6]       SS2_CPHA       Slave Device 2 Setting         [1]       SS2_CPOL       0 : sample data when active to idle         [1]       SS2_CPOL       Slave Device 2 Setting         [1]       SS2_CPOL       0 : Low : idle High : active (positive pulse)         [4]       SS2_BIDIR_WIRE       Set the SPI connection (SDO and SDI terminal are for unidirectional communication)         0x0454       [4]       SS2_BIDIR_WIRE       Set the SPI connection to slave device 2         [6]       SS2_KGS_LDD       Set the SPI connection (SDO and SDI terminal are for unidirectional communication)         0: SPI 3-wire connection (SDO and SDI terminal are for unidirectional communication)       0: SPI 3-wire connection (SDO and SDI terminal are for Unidirectional communication)         [6]       SS2_KGS_LDD       Slave Device 2 Setting         [6]       SS2_KGS_LDD       Slave Device 2 Setting   |         | [3]   | SS1_FIRSTBIT          | Slave Device 1 Setting 0 : LSB first 1 : MSB first     |
| [4]       SS1_BIDIR_WIRE       1: SPI 4-wire connection (SDO and SDI terminal are for unidirectional communication)         [6]       SS1_KGS_LDD       Slave Device 1 Setting 0 : normal mode 1 : Rx timing 1/2SCK delay         [6]       SS2_CPHA       Slave Device 2 Setting         [7]       SS2_CPOL       Slave Device 2 Setting         [1]       SS2_BIDIR_WIRE       Set the SPI connection (SDO and SDI terminal are for unidirectional communication)         0x0454       [4]       SS2_BIDIR_WIRE       Set the SPI connection to slave device 2         [6]       SS2_KGS_LDD       Slave Device 2 Setting         [7]       SS2_KGS_LDD       Slave Device 2 Setting  |         |       |                       | Set the SPI connection to slave device 1               |
| [4]       SS1_BIDIR_WIRE       undirectional communication)         0:       SPI 3-wire connection (SDO terminal is for SDO/ SDI bidirectional communication)         [6]       SS1_KGS_LDD       Slave Device 1 Setting 0 : normal mode 1 : Rx timing 1/2SCK delay         [0]       SS2_CPHA       Slave Device 2 Setting         [0]       SS2_CPHA       0 : sample data when idle to active 1 : sample data when active to idle         [1]       SS2_CPOL       Slave Device 2 Setting         [1]       SS2_CPOL       0 : Low : idle High : active (positive pulse)         [1]       SS2_CPOL       0 : Low : idle High : active (negative pulse)         0x0454       [4]       SS2_BIDIR_WIRE       Set the SPI connection to slave device 2         [4]       SS2_BIDIR_WIRE       Set the SPI connection (SDO and SDI terminal are for unidirectional communication)         [6]       SS2_KGS_LDD       Slave Device 2 Setting         [6]       SS2_KGS_LDD       Slave Device 2 Setting   |         |       |                       | 1: SPI 4-wire connection (SDO and SDI terminal are for |
| 0: SPI 3-wire connection (SDO terminal is for SDO/ SDI bidirectional communication)         [6]       SS1_KGS_LDD         Slave Device 1 Setting 0 : normal mode 1 : Rx timing 1/2SCK delay         [0]       SS2_CPHA         [0]       SS2_CPHA         [1]       SS2_CPOL         [2]       Set the SPI connection to slave device 2         [3]       SS2_BIDIR_WIRE         [4]       SS2_BIDIR_WIRE         [6]       SS2_KGS_LDD         [6]       SS2_KGS_LDD  |         | [4]   | SS1_BIDIR_WIRE        | unidirectional communication)                          |
| Image: Construction of the system of the  |         |       |                       | 0: SPI 3-wire connection (SDO terminal is for SDO/ SDI |
| [6]       SS1_KGS_LDD       Slave Device 1 Setting 0 : normal mode 1 : RX timing 1/2SCK delay         [0]       SS2_CPHA       Slave Device 2 Setting 0 : sample data when idle to active 1 : sample data when active to idle         [1]       SS2_CPOL       Slave Device 2 Setting 0 : Low : idle High : active (positive pulse) 1 : High : idle Low : active (negative pulse)         0x0454       [4]       SS2_BIDIR_WIRE       Set the SPI connection to slave device 2 1 : SPI 4-wire connection (SDO and SDI terminal are for unidirectional communication)         0: SPI 3-wire connection (SDO terminal is for SDO/ SDI bidirectional communication)       Slave Device 2 Setting 0 : normal mode 1 : Rx timing 1/2SCK delay  |         |       |                       |  |
| Image: International system       1/2SCK delay         Image: International system       1/2SCK delay         Slave Device 2 Setting       0 : sample data when idle to active         Image: International system       1 : sample data when active to idle         Image: International system       1 : sample data when active to idle         Image: International system       1 : sample data when active to idle         Image: International system       1 : sample data when active to idle         Image: International system       1 : sample data when active to idle         Image: International system       1 : sample data when active to idle         Image: International system       1 : High : idle         Image: International system       1 : High : idle         Image: International system       1 : SPI 4-wire connection to slave device 2         Image: International system       1 : SPI 4-wire connection (SDO and SDI terminal are for unidirectional communication)         Image: International system       0 : SPI 3-wire connection (SDO terminal is for SDO/ SDI bidirectional communication)         Image: International system       1 : Stave Device 2 Setting         Image: International system       0 : normal mode         Image: International system       1 : SPI terminal 1/2SCK delay  |         | [6]   | SS1_KGS_LDD           | Slave Device 1 Setting 0 : normal mode 1 : RX timing   |
| Image: Slave Device 2 Setting         Image: Slave Device 2 Setting </td <td></td> <td></td> <td></td> <td></td>  |         |       |                       |  |
| [0]       SS2_CPHA       0 : sample data when idle to active<br>1 : sample data when active to idle         [1]       SS2_CPOL       Slave Device 2 Setting<br>0 : Low : idle       Or sample data when active to idle         [1]       SS2_CPOL       0 : Low : idle       High : active (positive pulse)         0x0454       [4]       SS2_BIDIR_WIRE       Set the SPI connection to slave device 2<br>1: SPI 4-wire connection (SDO and SDI terminal are for<br>undirectional communication)         [6]       SS2_KGS_LDD       Slave Device 2 Setting<br>0: normal mode       Starpie data when idle to active<br>1 : Smithed to active active<br>1 : Smithed to active active<br>1 : High : idle   |         | [0]   | 800 ODUA              | Slave Device 2 Setting                                 |
| 0x0454       [1]       SS2_CPOL       Slave Device 2 Setting<br>0 : Low : idle High : active (positive pulse)<br>1 : High : idle Low : active (negative pulse)         0x0454       [4]       SS2_BIDIR_WIRE       Set the SPI connection to slave device 2<br>1: SPI 4-wire connection (SDO and SDI terminal are for<br>unidirectional communication)<br>0: SPI 3-wire connection (SDO terminal is for SDO/ SDI<br>bidirectional communication)         [6]       SS2_KGS_LDD       Slave Device 2 Setting<br>0: normal mode   |         | [U]   | SSZ_CPHA              | 0 : sample data when lote to active                    |
| Image: State Device 2 Setting         Image: State Device 2 Setting </td <td></td> <td></td> <td></td> <td></td>  |         |       |                       |  |
| [1]       SS2_CPOL       0 : Low : Idle       High : active       (positive pulse)         0x0454       [4]       SS2_BIDIR_WIRE       Set the SPI connection to slave device 2         [4]       SS2_BIDIR_WIRE       Set the SPI connection (SDO and SDI terminal are for unidirectional communication)         [6]       SS2_KGS_LDD       Slave Device 2 Setting         [6]       SS2_KGS_LDD       Slave Device 2 Setting   |         | [4]   |                       | Slave Device 2 Setting                                 |
| 0x0454       [4]       SS2_BIDIR_WIRE       Set the SPI connection to slave device 2<br>1: SPI 4-wire connection (SDO and SDI terminal are for<br>unidirectional communication)<br>0: SPI 3-wire connection (SDO terminal is for SDO/ SDI<br>bidirectional communication)         [6]       SS2_KGS_LDD       Slave Device 2 Setting<br>0: normal mode  |         | [1]   | SSZ_CPOL              | 1 : High : idle Low : active (positive pulse)          |
| [4]       SS2_BIDIR_WIRE       Set the SPT connection to slave device 2         [4]       SS2_BIDIR_WIRE       1: SPI 4-wire connection (SDO and SDI terminal are for unidirectional communication)         [6]       SS2_KGS_LDD       Slave Device 2 Setting         [6]       SS2_KGS_LDD       Slave Device 2 Setting   | 0×0454  |       |                       | Set the SPI connection to clove device 2               |
| [4]       SS2_BIDIR_WIRE         [4]       SS2_BIDIR_WIRE         [6]       SS2_KGS_LDD         [6]       SS2_KGS_LDD   | 0X0454  |       |                       | 1: SPL 4 wire connection (SPO and SPL terminal are for |
| [4]       SS2_BIDIK_WIKE       Unidifectional communication)         0: SPI 3-wire connection (SDO terminal is for SDO/ SDI bidirectional communication)         [6]       SS2_KGS_LDD         [6]       SS2_KGS_LDD  |         | [4]   |                       | i. Sri 4-wile connection (SDO and SDI terminal are for |
| 0. SP1 3-wire connection (SDO terminal is for SDO/ SDI bidirectional communication)         [6]       SS2_KGS_LDD         Slave Device 2 Setting         0: normal mode       1: Rv timing 1/2SCK delay   |         | [4]   |                       | 0: SPI 2 wire connection (SPO terminal is for SPO/ SPI |
| [6]     SS2_KGS_LDD         Slave Device 2 Setting       0: normal mode     1: Rv timing 1/2SCK delay   |         |       |                       | bidirectional communication)                           |
| [6] SS2_KGS_LDD Slave Device 2 Setting  |         |       |                       | Slave Device 2 Setting                                 |
|   |         | [6]   | SS2_KGS_LDD           | 0: normal mode 1: Ry timing 1/2SCK delay               |

| Address | Bit   | Register Name      | Description  |
|---------|-------|--------------------|--|
| 0x0500  |       | SPI_TX_DATA00      |  |
| to      | [7:0] | to                 | Tx buffer 00 - 47  |
| 0x052F  |       | SPI_TX_DATA47      |  |
| 0x0580  |       | SPI_RX_DATA00      |  |
| to      | [7:0] | to                 | Rx buffer 00 - 15  |
| 0x058F  |       | SPI_RX_DATA15      |  |
|         |       |                    | Internal sync enable for SPI-Master (Transmit channel 1                                      |
| 0x40E6  | [0]   | LDD_THRM_TIM_W_EN  | and 2)   |
|         |       |                    | 0: Off 1: On   |
|         |       |                    | Internal sync timing for SPI-Master (Transmit channel 1                                      |
| 0x40E7  | [0]   | LDD_THRM_TIM_W_SEL | and 2)   |
|         |       |                    | 0: start of phase 1: start of readout  |
| 0x40E8  | [7:0] |                    |  |
| 0x40E9  | [7:0] |                    | Internal sync timing for SPI-Master (Transmit channel 1 and 2) * 32'hFFFFFFFF is prohibited. |
| 0x40EA  | [7:0] |                    |  |
| 0x40EB  | [7:0] |                    |  |
| 0x40EC  | [0]   | LDD THRM TIM R EN  | Internal sync enable for SPI-Master (Thermometer   |
|         | [-]   |                    | channel and General channel) 0 : Off 1 : On  |
|         |       |                    | Internal sync timing for SPI-Master (Thermometer   |
| 0x40ED  | [0]   | LDD_THRM_TIM_R_SEL | channel and General channel) 0 : start of phase 1 : start                                    |
| 0.4055  | 17.01 |                    | of readout   |
| 0x40F0  | [7:0] |                    | Internal sync timing for SPI-Master (Thermometer   |
| 0x40F1  | [7:0] |                    | channel and General channel) * 32'hEEEEEEE is  |
| 0x40F2  | [7:0] |                    | prohibited   |
| 0x40F3  | [7:0] |                    |  |

#### 6-3 Image Readout Operation

By setting the parameters of PLL, image size, start/end position of the imaging area, direction of reading image, binning, integration time, and output format via 2-wire serial communication, IMX556 outputs the image data.

#### 6-3-1 Physical Alignment of Imaging Pixel Array (Top View)

The figure below shows the physical alignment of the imaging pixel array with A1 pin located at the upper left corner.



Figure 26 Physical Alignment of the Imaging Pixel Array (Top View)

### 6-3-2 Order of Reading Image Date

Default readout direction is shown in the figure below.



Figure 27 Readout Direction

### 6-4 Output Image Format

This is the output image diagram of full pixel output mode. Image data is output from the upper left corner of the diagram.



Figure 28 Full Pixel Output Mode Data Structure

| FS | 1 Phase                       |           |
|----|-------------------------------|-----------|
| H  | Effective pixel area          |           |
|    | Embedded Data Line (2line) PF |           |
| FE |                               |           |
| FS | 2 Phase                       | 1         |
| РН | Effective pixel area 법        |           |
|    | Embedded Data Line (2line) PF |           |
| FE |                               | N Frame   |
| FS | 3 Phase                       |           |
| H  | Effective pixel area 법        |           |
|    | Embedded Data Line (2line) PF |           |
| FE |                               |           |
| FS | 4 Phase                       |           |
| H  | Effective pixel area 법        |           |
| _  | Embedded Data Line (2line) PF |           |
| FE |                               |           |
| FS | 1 Phase                       |           |
| н  | Effective pixel area          |           |
| а. | Embedded Data Line (2line) PF |           |
| FE |                               |           |
| FS | 2 Phase                       |           |
| н  | Effective pixel area 불        |           |
| ш  | Embedded Data Line (2line) PF |           |
| FE |                               | Nut Europ |
| FS | 3 Phase                       | N+1 Frame |
| н  | Effective pixel area 법        |           |
|    | Embedded Data Line (2line) PF |           |
| FE |                               |           |
| FS | 4 Phase                       |           |
| Н  | Effective pixel area 불        |           |
| а. | Embedded Data Line (2line) PF |           |
| FE |                               |           |

Figure 29 Frame Start (FS) and Frame End (FE) Output Data Structure

#### 6-4-1 Image Size of Mode

IMX556 can capture and output full size, cropped image. Examples are shown in the table below. Definitions of each parameter are shown in the below figure.





### Table 9 Modes and Image Sizes

|   |   | Modes          |                 |                  |                 |
|---|---|----------------|-----------------|------------------|-----------------|
|   |   | Full pixel     |                 | Full pixel       |                 |
|   |   | No Binning     |                 | No Binning       |                 |
|   |   | A&B mode       |                 | A,B,A-B,A+B mode |                 |
| Number of vertical lines in imaging area      |   | 480            |                 | 480              |                 |
| Number of horizontal pixels in effective area |   | 1280           |                 | 640              |                 |
| Number of lines and start position            |   | Start position | Number of lines | Start position   | Number of lines |
| e   | Frame start                                 | 1              | 1               | 1                | 1               |
| of th<br>as                                   | Number of vertical pixels in effective area | 2              | 480             | 2                | 480             |
| ame<br>are                                    | Embedded data lines                         | 482            | 2               | 482              | 2               |
| Ž   | Frame end                                   | 484            | 1               | 484              | 1               |

#### 6-4-2 Contents of Packet Header

The contents of the first byte in the packet header (data identifier) and the corresponding register settings are described in the table below.



Figure 31 Short Packet & Long Packet Structures



### Figure 32 Configuration of Data ID

#### **Table 10 Data Identifier**

|               | Bit assignment           | Value         | Description      | Corresponding Reg(I2C) | Note                   |
|---------------|--------------------------|---------------|------------------|------------------------|------------------------|
| Packet header | [7:6] Virtual Channel ID | 2'h0(Default) |                  | 0x0810 CSI_CHID [1:0]  | Refers LSB 2bits       |
|               | [5:0] Data types         | 6'h00         | Frame Start Code | NA                     |                        |
|               |                          | 6'h01         | Frame End Code   | NA                     |                        |
|               |                          | 6'h12         | Embedded Data    | NA                     | For embedded data line |
|               |                          | 6'h2C         | RAW12            | NA                     |                        |

### 6-4-3 Data Type

Types of data in each line are shown below.

### Table 11 Image Pixel Area and Data Type

| Image Pixel Area    | Data Type     |  |
|---------------------|---------------|--|
| Embedded data lines | Embedded data |  |
| Effective pixels    | RAW12         |  |

### 6-4-4 Embedded Data Line Control

It is possible to output certain 2-wire serial register contents on the 2 lines just before the FE sync code of the frame. Undefined value is output when not outputting embedded data.

**Table 12 Embedded Data Line Control** 

|                           | Address | Bit   | Register Name        | Description  |  |  |
|---------------------------|---------|-------|----------------------|--|--|--|
| I <sup>2</sup> C register | 0x2c0c  | [7:0] | EBD_X_OUT_SIZE[10:3] | Pixel number of H direction for  |  |  |
|                           | 0x2c0d  | [7:5] | EBD_X_OUT_SIZE[2:0]  | (<= 131d are prohibited)   |  |  |
|                           | 0x3c18  | [2:0] | EBD_SIZE_V           | 0 is no EBD<br>1 is EBD 1 line<br>2 is EBD 2 line<br>others are prohibited |  |  |

The sequence of EBD in each output format is as shown in the figures below.



#### Figure 33 Embedded Data Lines Alignment in RAW12 Mode

Addresses and the end of register values are distinguished by "Tags" embedded in the data sequence.

#### Table 13 Embedded Data Line Tag

| Тад | Data Byte Description   |  |
|-----|---|--|
| 07h | End of Data (Data Byte Value = 07H)   |  |
| aah | CCI Register Index MSB [15:8]   |  |
| a5h | CCI Register Index LSB [7:0]  |  |
| 5ah | Auto increment the CCI index after the data byte – valid data<br>Data byte contains valid CCI register data |  |

#### **Readout Start Position**

Default readout position of IMX556 starts from the lower left when PIN1 is placed at the upper right corner. Because the lens inverts the image vertically and horizontally.



**Figure 34 Readout Start Position** 

Vertical flip and horizontal mirror readout modes can be specified by the register below. And when readout start and end positions are matching the readout size, the same area is displayed when flipping/mirroring the image.



Figure 35 Readout Image for Each Combination of Flip and Mirror

#### 6-5 Image Signal Interface (MIPI Transmitter)

IMX556 outputs image signal by CSI-2 high speed serial interface consisted of one pair of clock line and four pairs of data line. See MIPI Alliance Specification for D-PHY version 1.20.00 for details.

Because signal is transmitted by differential pair, impedance (generally 100  $\Omega$ ) between differential pair near the receiver side during HS mode is required. Otherwise, select receiver with build-in impedance between differential pair. Different delay time of differential pairs may reduce the input timing margin of ISP device, which leads to malfunction. Therefore, delay time within and among differential pairs must be as similar as possible in layout.

#### 6-6 Sequencer

- Integration time can be set between 0.25 to 1000us.
- The setting range of the number of phases in a frame is 1 to 8. The angle difference for each phase between the illumination signal modulation (MOD) and the sensor exposure signal mixing (MIX) can be set in 45[deg] steps.
- Frame & phase timing: the dead time between each phase and between each micro frame can be set separately, therefore the dead time can be set to a lumped dead time after all phases (all phases in a frame are in a short sequence) or a divided dead time (phases are spread in a frame).
- MIX (Pixel exposure signals) and MOD (Illumination signals) can be set to static high/low during a phase independently.

#### 6-6-1 Frame Structure

The definition of each frame for Phase, Micro frame and Frame (= depth frame) shows below. Phase is composed of Reset Sequence, Integration and Read Out. The micro frame includes a number of phases, and the maximum number of phases is 8. The frame (depth frame) is composed of the initial startup period and Micro frame. Use Start Up Pre time setting (DPTH\_SU\_NUM\_WAIT\_A) when Frame start timing is needed to change. Changing Start Up period (DPTH\_SU\_NUM) is prohibited. IDLE time setting (SUB\_VBLK\*) can control the dead time at the end of each phases. The setting range of IDLE time is related to HMAX. HMAX is different from each mode. Refer to "Readout Mode" section below.

The transition to Wait Vsync state is performed after micro frame is completed.



#### Figure 36 Frame Structure

The total time length of all phases is changed by the number of phases (SUB\_FNUM setting).

(Case1) When MICR\_LNUM is longer than the total time of all phases, the dead time is inserted at the end of the last frame.

(Case2) When MICR\_LNUM is shorter than the total time of all phases, the state transition for next frame is performed after the last phase output is completed.

In the case of setting the dead time to be in the last of Frame only, Set MICR\_LNUM register to longer value than the total time of all phases period.




# Table 14 Register Table for Frame Setting

| Address | Bit   | Register Name            | Description  |
|---------|-------|--------------------------|--|
| 0x2108  | [7:0] | MICR_LNUM[31:24]         |  |
| 0x2109  | [7:0] | MICR_LNUM[23:16]         | Length of micro frame  |
| 0x210a  | [7:0] | MICR_LNUM[15:8]          | = MICR_LNUM * HMAX [clk@120MHz]  |
| 0x210b  | [7:0] | MICR_LNUM[7:0]           |  |
| 0x21d4  | [7:0] | DPTH_SU_NUM_WAIT_A[15:8] | start-up pre time of each frame  |
| 0x21d5  | [7:0] | DPTH_SU_NUM_WAIT_A[7:0]  | = DPTH_SU_NUM_WAIT_A * HMAX [clk@120MHz]   |
| 0x21e8  | [3:0] | SUB_FNUM                 | Number of phases<br>4'd1: Phase1 enable<br>4'd2: Phase1 to 2 enable<br>4'd3: Phase1 to 3 enable<br>4'd4: Phase1 to 4 enable<br>4'd5: Phase1 to 5 enable<br>4'd6: Phase1 to 6 enable<br>4'd7: Phase1 to 7 enable<br>4'd8: Phase1 to 8 enable<br>(4'd0 and 4'd9 to 4'd15 are prohibited) |
| 0x4010  | [7:0] | DPTH_SU_NUM              | Start Up period<br>= DPTH_SU_NUM * HMAX [clk@120MHz]   |
| 0x4015  | [4:0] | SUB_RSEQ_LNUM[12:8]      | Line count of Reset Sequence   |
| 0x4016  | [7:0] | SUB_RSEQ_LNUM[7:0]       | = SUB_RSEQ_LNUM * HMAX [clk@120MHz]<br>(13'd0 is prohibited)   |
| 0x21c8  | [7:0] | SUB_VBLK0                | V-Blanking for phase1<br>(= SUB_VBLK0 * HMAX [clk@120MHz])<br>(4'd0 to 4'd4 are prohibited)  |

| Address | Bit   | Register Name | Description                      |
|---------|-------|---------------|----------------------------------|
|         |       |               | V-Blanking for phase2            |
| 0x21c9  | [7:0] | SUB_VBLK1     | (= SUB_VBLK1 * HMAX[clk@120MHz]) |
|         |       |               | (4'd0-4'd4 are prohibited)       |
|         |       |               | V-Blanking for phase3            |
| 0x21ca  | [7:0] | SUB_VBLK2     | (= SUB_VBLK2 * HMAX[clk@120MHz]) |
|         |       |               | (4'd0-4'd4 are prohibited)       |
|         |       |               | V-Blanking for phase4            |
| 0x21cb  | [7:0] | SUB_VBLK3     | (= SUB_VBLK3 * HMAX[clk@120MHz]) |
|         |       |               | (4'd0-4'd4 are prohibited)       |
|         |       |               | V-Blanking for phase5            |
| 0x21cc  | [7:0] | SUB_VBLK4     | (= SUB_VBLK4 * HMAX[clk@120MHz]) |
|         |       |               | (4'd0-4'd4 are prohibited)       |
|         |       |               | V-Blanking for phase6            |
| 0x21cd  | [7:0] | SUB_VBLK5     | (= SUB_VBLK5 * HMAX[clk@120MHz]) |
|         |       |               | (4'd0-4'd4 are prohibited)       |
|         |       |               | V-Blanking for phase7            |
| 0x21ce  | [7:0] | SUB_VBLK6     | (= SUB_VBLK6 * HMAX[clk@120MHz]) |
|         |       |               | (4'd0-4'd4 are prohibited)       |
|         |       |               | V-Blanking for phase8            |
| 0x21cf  | [7:0] | SUB_VBLK7     | (= SUB_VBLK7 * HMAX[clk@120MHz]) |
|         |       |               | (4'd0-4'd4 are prohibited)       |

The frame rate of the output image from this sensor can be calculated by the formula below.

| Table | 15 | Formula  | of         | Frame   | Timina                                |
|-------|----|----------|------------|---------|---------------------------------------|
| IUNIC |    | i ormana | <b>U</b> 1 | 1 runic | i i i i i i i i i i i i i i i i i i i |

| No.                    | Item Unit              |     | Calculation  |  |
|------------------------|------------------------|-----|--|--|
| [1]                    | [1] ResetSeq           |     | = SUB_RSEQ_LNUM  |  |
| [2] Integration length |                        | [H] | = roundup ((EXAREA_INTG00 to 07 + 75) / HMAX) + 1                |  |
| [3]                    | [3] ReadOut            |     | = (Y_ADD_END - Y_ADD_STA + 1) + 7 + SUB_VBLK*                    |  |
| [4]                    | [4] Phase length       |     | = ([1] + [2] + [3]) * HMAX / 120                                 |  |
| [5]                    | 5] Frame length [      |     | = (DPTH_SU_NUM_WAIT_A + DPTH_SU_NUM +<br>MICR_LNUM) * HMAX / 120 |  |
| [6]                    | 6] Frame rate / second |     | = 1 / ([5] * 1e-6)   |  |

# 6-6-2 Angle Differences

The angle difference setting between the illumination pulse and the exposure signal of each phase can be set by the sensor register individually in 45° steps.

GDA means the sensor internal signal of A pixel exposure.

GDB means the sensor internal signal of B pixel exposure signal.



### Figure 38 Angle Difference between Illumination and Mix

| Table 16 Register Table for Angle Differenc | Table | 16 | Register | Table | for <i>i</i> | Angle | Difference |
|---|-------|----|----------|-------|--------------|-------|------------|
|---|-------|----|----------|-------|--------------|-------|------------|

| Address | Bit   | Register Name | Description                      |
|---------|-------|---------------|----------------------------------|
| 0x21b4  | [6:4] | GDPHS1        | 360 [deg] x GDPHS / 8 for phase2 |
| 0x21b4  | [2:0] | GDPHS0        | 360 [deg] x GDPHS / 8 for phase1 |
| 0x21b5  | [6:4] | GDPHS3        | 360 [deg] x GDPHS / 8 for phase4 |
| 0x21b5  | [2:0] | GDPHS2        | 360 [deg] x GDPHS / 8 for phase3 |
| 0x21b6  | [6:4] | GDPHS5        | 360 [deg] x GDPHS / 8 for phase6 |
| 0x21b6  | [2:0] | GDPHS4        | 360 [deg] x GDPHS / 8 for phase5 |
| 0x21b7  | [6:4] | GDPHS7        | 360 [deg] x GDPHS / 8 for phase8 |
| 0x21b7  | [2:0] | GDPHS6        | 360 [deg] x GDPHS / 8 for phase7 |

### 6-6-3 Integration Time Duration

The integration time setting for each phase can be set individually. A cycle unit of the integration time is approx. 8.3ns@120MHz/1clk. The integration time can be set by the register shown as the table below. The maximum number of one exposure time setting is 1 msec, and the minimum setting is 250 nsec. Integration time should be set by units of HMAX.

 $250ns < \frac{\text{EXAREA_INTG_0n[31:0]} + (\text{SUB_RSEQ_LNUM} \times \text{HMAX} - \alpha)}{120MHz} < 1ms \ (* \ n = 0 \sim 7)$ 

The ratio of Integration time to Frame length must be lower than 40%.

 $\frac{Total\ Integration\ time}{Frame\ length} = \frac{(SUB\_RSEQ\_LNUM \times HMAX - \alpha) \times n + \sum_{n=0}^{7} (EXAREA\_INTG\_0n[31:0] \times INTG\_REP\_0n[7:0])}{(DPTH\_SU\_NUM\_WAIT\_A[15:0] + DPTH\_SU\_NUM[7:0] + MICR\_LNUM[31:0]) \times HMAX[13:0]} < 0.4$ 

- No Binning A&B output mode@MIPI 960Mbps/lane x 4lane (HMAX = 1300clk/120MHz) :  $\alpha$  =6500clk
- Other@MIPI 960Mbps/lane x 4lane (HMAX = 694clk/120MHz) :  $\alpha$  =6246clk
- INTG\_REP\_0n[7:0] = 1 fix

| Address | Bit   | Register Name        | Description                              |  |
|---------|-------|----------------------|--|--|
| 0x2120  | [7:0] |                      | Integration time (clk@120MHz) for        |  |
| 0x2121  | [7:0] |                      |  |  |
| 0x2122  | [7:0] | EXAREA_INTG_00[31:0] | phase1                                   |  |
| 0x2123  | [7:0] |                      |  |  |
| 0x2124  | [7:0] |                      |  |  |
| 0x2125  | [7:0] |                      | Integration time (clk@120MHz) for        |  |
| 0x2126  | [7:0] | EXAREA_INTG_01[31:0] | phase2                                   |  |
| 0x2127  | [7:0] |                      |  |  |
| 0x2128  | [7:0] |                      |  |  |
| 0x2129  | [7:0] |                      | Integration time (clk@120MHz) for phase3 |  |
| 0x212a  | [7:0] | EXAREA_INTG_02[31.0] |  |  |
| 0x212b  | [7:0] |                      |  |  |
| 0x212c  | [7:0] |                      | Integration time (clk@120MHz) for phase4 |  |
| 0x212d  | [7:0] |                      |  |  |
| 0x212e  | [7:0] | EXAREA_INTG_03[31.0] |  |  |
| 0x212f  | [7:0] |                      |  |  |
| 0x2130  | [7:0] |                      |  |  |
| 0x2131  | [7:0] |                      | Integration time (clk@120MHz) for        |  |
| 0x2132  | [7:0] | EXAREA_INTG_04[31:0] | phase5                                   |  |
| 0x2133  | [7:0] |                      |  |  |
| 0x2134  | [7:0] |                      |  |  |
| 0x2135  | [7:0] |                      | Integration time (clk@120MHz) for        |  |
| 0x2136  | [7:0] | EXAREA_INIG_05[31:0] | phase6                                   |  |
| 0x2137  | [7:0] |                      |  |  |

### Table 17 Register Table for Integration Time

| Address | Bit   | Register Name        | Description                              |
|---------|-------|----------------------|--|
| 0x2138  | [7:0] |                      |  |
| 0x2139  | [7:0] |                      | Integration time (clk@120MHz) for phase7 |
| 0x213a  | [7:0] | EXAREA_INTG_00[31.0] |  |
| 0x213b  | [7:0] |                      |  |
| 0x213c  | [7:0] |                      |  |
| 0x213d  | [7:0] |                      | Integration time (clk@120MHz) for        |
| 0x213e  | [7:0] | EXAREA_INTG_07[31:0] | phase8                                   |
| 0x213f  | [7:0] |                      |  |

# Table 18 Restrictions of EXAREA\_INTG\_0\* Register Setting Values

| FMOD | EXAREA_INTG_0* [dec] |
|------|----------------------|
| 100  | 30 or HMAX[d] * N    |
| 99   | 30 or HMAX[d] * N    |
|      |                      |
| 12   | 30 or HMAX[d] * N    |
| 11   | 33 or HMAX[d] * N    |
| 10   | 36 or HMAX[d] * N    |
| 9    | 40 or HMAX[d] * N    |
| 8    | 45 or HMAX[d] * N    |
| 7    | 52 or HMAX[d] * N    |
| 6    | 60 or HMAX[d] * N    |
| 5    | 72 or HMAX[d] * N    |
| 4    | 90 or HMAX[d] * N    |

### 6-6-4 Static High/Low Function for Illumination Signal (Laser) and MIX Signal (GDA/GDB)

The register settings of GDA/GDB: Exposure signals (MIX) and Illumination signal for Laser (MOD) are shown below. Set the register (GD\*CNSTH\*) to 2'b10 in case that GDA/GDB is set to fixed low. Set GD\*CNSTH\* to 2'b11 in case that GDA/GDB is set to fixed High, and then GDA/GDB is fixed to High in the integration period only.

| Phase | Reset<br>Sequence | Integration | Read Out |
|-------|-------------------|-------------|----------|
|       | integration time  |             |          |
|       | GD*CNSTH* = 2'b00 |             |          |
|       | GD*CNSTH* = 2'b10 |             |          |
|       | GD*CNSTH* = 2'b11 |             |          |

**Figure 39 Figure Static Function** 

# Table 19 Register Table for Static Function

| Address | Bit   | Register Name | Description                              |
|---------|-------|---------------|--|
|         |       |               | Static Low/High setting (GDA) for phase4 |
| 0,2109  | [7:6] | CDACNETU2     | 0 : Normal (pulse)                       |
| 072140  | [7.0] | GDACINGTING   | 2 : Low fix (for Test)                   |
|         |       |               | 3 : Through GDA enable signal (for Test) |
|         |       |               | Static Low/High setting (GDA) for phase3 |
| 0,2109  | [5.4] | GDACNSTH2     | 0 : Normal (pulse)                       |
| 0x21ao  | [5.4] |               | 2 : Low fix (for Test)                   |
|         |       |               | 3 : Through GDA enable signal (for Test) |
|         |       |               | Static Low/High setting (GDA) for phase2 |
| 0x2109  | 10.01 |               | 0 : Normal (pulse)                       |
| 072140  | [3.2] | GDACIISTITI   | 2 : Low fix (for Test)                   |
|         |       |               | 3 : Through GDA enable signal (for Test) |
|         |       |               | Static Low/High setting (GDA) for phase1 |
| 0x2109  | [1.0] |               | 0 : Normal (pulse)                       |
| 072140  | [1.0] | GDACNSTH0     | 2 : Low fix (for Test)                   |
|         |       |               | 3 : Through GDA enable signal (for Test) |
|         |       |               | Static Low/High setting (GDA) for phase8 |
| 0x2100  | [7:6] |               | 0 : Normal (pulse)                       |
| 0x21a9  | [7.0] | GDACNSTH7     | 2 : Low fix (for Test)                   |
|         |       |               | 3 : through GDA enable signal (for Test) |
|         |       |               | Static Low/High setting (GDA) for phase7 |
| 0x2100  | [5.4] |               | 0 : Normal (pulse)                       |
| 0x21a9  | [5.4] | GDACINSTHO    | 2 : Low fix (for Test)                   |
|         |       |               | 3 : Through GDA enable signal (for Test) |
|         |       |               | Static Low/High setting (GDA) for phase6 |
| 0,01-0  | [3:2] | GDACNSTH5     | 0 : Normal (pulse)                       |
| 0x21a9  |       |               | 2 : Low fix (for Test)                   |
|         |       |               | 3 : Through GDA enable signal (for Test) |
|         |       |               | Static Low/High setting (GDA) for phase5 |
| 0x2100  | [1:0] |               | 0 : Normal (pulse)                       |
| 072149  |       | GDACINST14    | 2 : Low fix (for Test)                   |
|         |       |               | 3 : Through GDA enable signal (for Test) |
|         |       |               | Static Low/High setting (GDB) for phase4 |
| 0x2120  | [7:6] | CDBCNSTU2     | 0 : Normal (pulse)                       |
| UXZTAC  | [7.0] | GDBCNSTIS     | 2 : Low fix (for Test)                   |
|         |       |               | 3 : Through GDB enable signal (for Test) |
|         |       |               | Static Low/High setting (GDB) for phase3 |
| 0x21ac  | [5:4] | CDBCNSTH2     | 0 : Normal (pulse)                       |
| 0/2140  | [3.4] | GDDCNSTTZ     | 2 : Low fix (for Test)                   |
|         |       |               | 3 : Through GDB enable signal (for Test) |
|         |       |               | Static Low/High setting (GDB) for phase2 |
| 0x21ac  | [3.3] | CDBCNSTH1     | 0 : Normal (pulse)                       |
| 0/2180  | [0.2] | Obbolionn     | 2 : Low fix (for Test)                   |
|         |       |               | 3 : Through GDB enable signal (for Test) |
|         |       |               | Static Low/High setting (GDB) for phase1 |
| 0x21ac  | [1.0] | GDBCNSTHO     | 0 : Normal (pulse)                       |
| 0/2180  | [1.0] | Obbolioni     | 2 : Low fix (for Test)                   |
|         |       |               | 3 : Through GDB enable signal (for Test) |
|         |       |               | Static Low/High setting (GDB) for phase8 |
| 0x21ad  | [7:6] | GDBCNSTH7     | 0 : Normal (pulse)                       |
| UNZIAU  |       |               | 2 : Low fix (for Test)                   |
|         |       |               | 3 : Through GDB enable signal (for Test) |

| Address   | Bit   | Register Name | Description                                |
|-----------|-------|---------------|--|
|           |       |               | Static Low/High setting (GDB) for phase7   |
| 0v21ad    | [5:4] | GDBCNSTH6     | 0 : Normal (pulse)                         |
| 0/2180    | [5.4] |               | 2 : Low fix (for Test)                     |
|           |       |               | 3 : Through GDB enable signal (for Test)   |
|           |       |               | Static Low/High setting (GDB) for phase6   |
| 0x21ad    | [3.2] | GDBCNSTH5     | 0 : Normal (pulse)                         |
| on Linua  | [0.2] |               | 2 : Low fix (for Test)                     |
|           |       |               | 3 : Through GDB enable signal (for Test)   |
|           |       |               | Static Low/High setting (GDB) for phase5   |
| 0x21ad    | [1:0] | GDBCNSTH4     | 0 : Normal (pulse)                         |
|           | []    | 000000000     | 2 : Low fix (for Test)                     |
|           |       |               | 3 : Through GDB enable signal (for Test)   |
|           |       |               | Static Low/High setting (laser) for phase4 |
| 0x21b0    | [7:6] | GDLSRCNSTH3   | 0 : Normal (pulse)                         |
|           | []    |               | 2 : Low fix (for Test)                     |
|           |       |               | 3 : Through illumination signal (for Test) |
|           |       |               | Static Low/High setting (laser) for phase3 |
| 0x21b0    | [5:4] | GDLSRCNSTH2   | 0 : Normal (pulse)                         |
|           | [0.1] |               | 2 : Low fix (for Test)                     |
|           |       |               | 3 : Through illumination signal (for Test) |
| 0x21b0    |       | GDLSRCNSTH1   | Static Low/High setting (laser) for phase2 |
|           | [3:2] |               | 0 : Normal (pulse)                         |
| 0/12/10/0 | [0.2] |               | 2 : Low fix (for Test)                     |
|           |       |               | 3 : Through illumination signal (for Test) |
|           | [1:0] |               | Static Low/High setting (laser) for phase1 |
| 0x21b0    |       | GDLSRCNSTH0   | 0 : Normal (pulse)                         |
|           |       |               | 2 : Low fix (for lest)                     |
|           |       |               | 3: Through illumination signal (for Test)  |
|           |       |               | Static Low/High setting (laser) for phases |
| 0x21b1    | [7:6] | GDLSRCNSTH7   | 0 : Normal (pulse)                         |
|           | r1    |               | 2 : LOW fix (for lest)                     |
|           |       |               | 3 : Inrough lifumination signal (for fest) |
|           |       |               | Static Low/High setting (laser) for phase/ |
| 0x21b1    | [5:4] | GDLSRCNSTH6   | 0: Normal (pulse)                          |
|           |       |               | 2. LOW IIX (IOI TeSt)                      |
|           |       |               | Statia Low/High actting (locar) for phase  |
|           |       |               | Static Low/High setting (laser) for phaseo |
| 0x21b1    | [3:2] | GDLSRCNSTH5   | 0. Normal (pulse)                          |
|           |       |               | 2 : Through illumination signal (for Test) |
|           |       |               | S. Through multimation signal (IOF rest)   |
|           |       |               | O: Normal (pulse)                          |
| 0x21b1    | [1:0] | GDLSRCNSTH4   | 2 : Low fix (for Test)                     |
|           |       |               | 2. LOW IIX (IOF Test)                      |
|           |       |               | 3: Inrough illumination signal (for Test)  |

# 6-6-5 Modulation frequency

The modulation frequency (FMOD) for the frame can be set from 4 MHz to 100 MHz in 1 MHz steps. The modulation frequency can be changed in the streaming period only. The setting registers are shown in the table below. The changing of External clock frequency is permitted in Chip Standby or Software Standby period in front of Power-On sequence, but the changing in the streaming period is prohibited.

| Address | Bit   | Register Name   | Description   |
|---------|-------|-----------------|---|
| 0x1006  | [7:0] | EXCK_FREQ[15:8] | External clock frequency [MHz]  |
| 0x1007  | [7:0] | EXCK_FREQ[7:0]  | (= INCK frequency)<br>*Please make sure to send this register<br>at first after Power-On. |
| 0x1042  | [3:0] | PL_RC_VT        |   |
| 0x1046  | [3:0] | PL_RC_OP        |   |
| 0x1048  | [2:0] | PL_FC_MX[10:8]  |   |
| 0x1049  | [7:0] | PL_FC_MX[7:0]   | PLL settings  |
| 0x104a  | [3:0] | PL_RC_MX        |   |
| 0x104b  | [1:0] | PL_RES_MX       |   |
| 0x21be  | [3:0] | DIVSELPRE       | MIX divider eattings  |
| 0x21bf  | [1:0] | DIVSEL          |   |

Table 20 Register Table for Modulation Frequency Setting

Refer to the additional material (FMOD\_Setting) for the actual setting values for each frequency.

To change the modulation frequency in the streaming, perform the following sequence.

- 1. Send the register: GRP\_PARAM\_HOLD = 1
- 2. Send the necessary register shown above (Changing the INCK frequency is prohibited)
- 3. Send the register: GRP\_PARAM\_HOLD = 0 (FMOD is changed from the next frame)

The INCK frequency can be chosen from 8 / 16 / 32 MHz. The settings of each frequency are shown below. The External clock frequency (INCK) can be changed in Chip Standby period only, but changing the frequency in Streaming and SW-STB is prohibited.

### **Table 21 Setting Variation**

| Begieter Neme |          | INCK     |          |
|---------------|----------|----------|----------|
| Register Name | 8 MHz    | 16 MHz   | 32 MHz   |
| EXCK_FREQ     | 16'h0800 | 16'h1000 | 16'h2000 |
| PL_RC_VT      | 4'h1     | 4'h2     | 4'h4     |
| PL_RC_OP      | 4'h1     | 4'h2     | 4'h4     |
| PL_RC_MX      | 4'h1     | 4'h2     | 4'h4     |

#### 6-6-6 Master, Slave

The start-up operation of ToF process has 2 patterns: Start-up from external (Slave operation) and Start-up from Internal (Master operation). Default setting is Slave mode. The mode changing of Master/Slave can be set in Chip Standby/Software Standby period only. The mode changing of Master/Slave is prohibited in Streaming status. The figure below shows an overview of Slave mode operation. Internal status is changed from SW-Standby to Wake Up when MODE\_SEL register is set to 1. External XVS is accepted after WakeUp. XVS pulses which are input before Wake-up are ignored. The sensor can accept XVS pulse input in Wait Vsync period only. ToF operation is started after the external XVS accepting. Next XVS is ignored until the 1 Frame output is completed.



### Figure 40 Sequence of Slave Mode



### Figure 41 Input XVS Pulse Spec for Slave Mode

The figure below shows an overview of Master mode. After the register sending for Master mode in SW-Standby period, the state is shift to Streaming state when MODE\_SEL = 1 is sent. Frame operation is started automatically after WakeUp sequence.

In the case of Repeat Off mode, the output is stopped after 1 Frame completed unless next XVS is input.

In the case of Repeat On mode, next frame starting automatically.

User can select the mode by changing the sensor register value.



### Figure 42 Sequence of Master Mode

#### Table 22 Register table for Master/Slave Setting

| Address | Bit                    | Register Name | Description  |
|---------|------------------------|---------------|--|
| 0,2020  | 0x2020 [0] TMASTER     |               | 0 : Slave Mode   |
| 0x2020  |                        |               | 1 : Master Mode  |
|         | 0x2100 [3] DPTHMAP_REP |               | Repeat Setting in Master Mode                                      |
| 0x2100  |                        |               | 0 : Stop after 1 frame   |
|         |                        |               | 1 : Auto restart after frame (1'b1 is prohibited in Slave Mode)    |
| 0,2100  | 101                    | MOT TOIC      | Restart trigger in Master mode                                     |
| 0x2100  | [U]                    | MST_TRIG      | 1 : Restart (it's only available after previous frame is finished) |

### 6-6-7 VSYNC Output Control

This sensor can output internal V sync via monitor terminal as XVS. V sync is the timing of the depth map unit. See the following table for register settings.

|   | Address        | Bit                     | Register Name | Setting Value   |
|---|----------------|-------------------------|---------------|---|
| bit         0x2f05         [2:0]         TEST           0x2f06         [3:0]         TEST           0x2f07         [7:0]         TEST | 0x2f05         | [2:0]                   | TESTSEL1      | XVS pin monitor setting<br>1: XVS output<br>Other: none |
|   | TESTMNT1[11:8] | XVS pin monitor setting |               |   |
|   | 0x2f07         | [7:0]                   | TESTMNT1[7:0] | [11.0] = 90<br>[7:0] = 7Ah                              |

### Table 23 Monitor Terminal Setting

# 6-7 Binning

Binning mode is available for Full, 2x2, 4x4 and 8x8 selections. The Binning is executed each Tap A and Tap B. Binning mode is decided by BINNING\_MODE register.





### Table 24 Register Table for Binning

| Address | Bit   | Register Name | Description   |
|---------|-------|---------------|---|
| 0x14a5  | [1:0] | BINNING_MODE  | Binning Mode<br>0 : 1x1 (full)<br>1 : 2x2<br>2 : 4x4<br>3 : 8x8 |

# 6-8 Statistics

IMX556 can gather the statistic information internally.

Count of pixel values < Threshold (variable low threshold is set through I2C)

Count of pixel values > Threshold (variable high threshold is set through I2C)

The statistic information is gathered from each phase and sent out as meta-data in Embedded data. It can be read through I2C also.

If the count of pixel values is < low\_threshold or > high\_threshold, the pixel data can also output with error information for each pixel.

### **Table 25 Register Table for Statistics**

| Address | Bit   | Register Name | Description                                     |  |
|---------|-------|---------------|---|--|
| 0x1433  | [0]   | RNGCHKEN      | 0 : No check high/low threshold of pixel values |  |
|         | L - J |               | 1 : Check high/low threshold of pixel values    |  |
| 0x1434  | [2:0] | LOWTHR0[10:8] | Low throshold of pixel values (phase1)          |  |
| 0x1435  | [7:0] | LOWTHR0[7:0]  | Low tilleshold of pixel values (pliase f)       |  |
| 0x1436  | [2:0] | LOWTHR1[10:8] | Low threshold of pixel volues (phase)           |  |
| 0x1437  | [7:0] | LOWTHR1[7:0]  | Low Intesticid of pixel values (phase2)         |  |
| 0x1438  | [2:0] | LOWTHR2[10:8] | Low threshold of pixel volues (phase2)          |  |
| 0x1439  | [7:0] | LOWTHR2[7:0]  | Low threshold of pixel values (phases)          |  |
| 0x143a  | [2:0] | LOWTHR3[10:8] | Low threshold of pixel volues (phase 1)         |  |
| 0x143b  | [7:0] | LOWTHR3[7:0]  | Low Intesticid of pixel values (priase4)        |  |
| 0x143c  | [2:0] | LOWTHR4[10:8] | Low threshold of pixel volues (phase5)          |  |
| 0x143d  | [7:0] | LOWTHR4[7:0]  | Low Intesticid of pixel values (priases)        |  |
| 0x143e  | [2:0] | LOWTHR5[10:8] | Low threshold of sively show (shows?)           |  |
| 0x143f  | [7:0] | LOWTHR5[7:0]  | Low Intesticid of pixel values (priased)        |  |
| 0x1440  | [2:0] | LOWTHR6[10:8] |   |  |
| 0x1441  | [7:0] | LOWTHR6[7:0]  | Low threshold of pixel values (phase7)          |  |
| 0x1442  | [2:0] | LOWTHR7[10:8] | Low threshold of pixel values (phase)           |  |
| 0x1443  | [7:0] | LOWTHR7[7:0]  | Low threshold of pixel values (phase8)          |  |

| Address | Bit   | Register Name      | Description   |  |
|---------|-------|--------------------|---|--|
| 0x1448  | [2:0] | HIGHTHR0[10:8]     |   |  |
| 0x1449  | [7:0] | HIGHTHR0[7:0]      | High threshold of pixel values (phase1)                       |  |
| 0x144a  | [2:0] | HIGHTHR1[10:8]     |   |  |
| 0x144b  | [7:0] | HIGHTHR1[7:0]      | High threshold of pixel values (phase2)                       |  |
| 0x144c  | [2:0] | HIGHTHR2[10:8]     |   |  |
| 0x144d  | [7:0] | HIGHTHR2[7:0]      | High threshold of pixel values (phase3)                       |  |
| 0x144e  | [2:0] | HIGHTHR3[10:8]     |   |  |
| 0x144f  | [7:0] | HIGHTHR3[7:0]      | High threshold of pixel values (phase4)                       |  |
| 0x1450  | [2:0] | HIGHTHR4[10:8]     |   |  |
| 0x1451  | [7:0] | HIGHTHR4[7:0]      | High threshold of pixel values (phase5)                       |  |
| 0x1452  | [2:0] | HIGHTHR5[10:8]     |   |  |
| 0x1453  | [7:0] | HIGHTHR5[7:0]      | High threshold of pixel values (phase6)                       |  |
| 0x1454  | [2:0] | HIGHTHR6[10:8]     |   |  |
| 0x1455  | [7:0] | HIGHTHR6[7:0]      | High threshold of pixel values (phase7)                       |  |
| 0x1456  | [2:0] | HIGHTHR7[10:8]     |   |  |
| 0x1457  | [7:0] | HIGHTHR7[7:0]      | High threshold of pixel values (phase8)                       |  |
| 0x145d  | [3:0] | ERRCOUNTL0[19:16]  |   |  |
| 0x145e  | [7:0] | ERRCOUNTL0[15:8]   | Count of pixel values < low_threshold (LOWTHR*) for           |  |
| 0x145f  | [7:0] | ERRCOUNTL0[7:0]    | phase1  |  |
| 0x1461  | [3:0] | ERRCOUNTL1[19:16]  |   |  |
| 0x1462  | [7:0] | ERRCOUNTL1[15:8]   | Count of pixel values < low_threshold (LOWTHR*) for           |  |
| 0x1463  | [7:0] | ERRCOUNTL1[7:0]    | phase2  |  |
| 0x1465  | [3:0] | ERRCOUNTL2[19:16]  |   |  |
| 0x1466  | [7:0] | ERRCOUNTI 2[15:8]  | Count of pixel values < low_threshold (LOWTHR*) for           |  |
| 0x1467  | [7:0] | ERRCOUNTI 2[7:0]   | phase3  |  |
| 0x1469  | [3:0] | ERRCOUNTI 3[19:16] |   |  |
| 0x146a  | [7:0] | ERRCOUNTL3[15:8]   | Count of pixel values < low_threshold (LOWTHR*) for<br>phase4 |  |
| 0x146b  | [7:0] | ERRCOUNTI 3[7:0]   |   |  |
| 0x146d  | [3:0] | FRRCOUNTI 4[19·16] | 1   |  |
| 0x146e  | [7:0] | ERRCOUNTL4[15:8]   | Count of pixel values < low_threshold (LOWTHR*)               |  |
| 0x146f  | [7:0] | FRRCOUNTI 4[7:0]   | phase5  |  |
| 0x1471  | [3:0] | ERRCOUNTI 5[19:16] | +   |  |
| 0x1472  | [7:0] | ERRCOUNTL5[15:8]   | Count of pixel values < low_threshold (LOWTHR*)               |  |
| 0x1473  | [7:0] | ERRCOUNTL5[7:0]    | phase6  |  |
| 0x1475  | [3:0] | ERRCOUNTI 6[19·16] |   |  |
| 0x1476  | [7:0] | ERRCOUNTL6[15:8]   | Count of pixel values < low_threshold (LOWTHR*) for           |  |
| 0x1477  | [7:0] | ERRCOUNTI 6[7:0]   | phase7  |  |
| 0x1479  | [3:0] | ERRCOUNTL7[19:16]  |   |  |
| 0x147a  | [7:0] | ERRCOUNTL7[15:8]   | Count of pixel values < low_threshold (LOWTHR*) for           |  |
| 0x147b  | [7:0] | ERRCOUNTL7[7:0]    | phase8  |  |
| 0x1481  | [3:0] | ERRCOUNTH0[19:16]  |   |  |
| 0x1482  | [7:0] | ERRCOUNTH0[15:8]   | Count of pixel values > high_threshold (HIGHTHR*) for         |  |
| 0x1483  | [7:0] | ERRCOUNTH0[7:0]    | phase1  |  |
| 0x1485  | [3:0] | ERRCOUNTH1[19:16]  |   |  |
| 0x1486  | [7:0] | ERRCOUNTH1[15:8]   | Count of pixel values > high_threshold (HIGHTHR*) for         |  |
| 0x1487  | [7:0] | ERRCOUNTH1[7:0]    | phase2  |  |
| 0x1489  | [3:0] | ERRCOUNTH2[19:16]  |   |  |
| 0x148a  | [7:0] | ERRCOUNTH2[15:8]   | Count of pixel values > high_threshold (HIGHTHR*) for         |  |
| 0x148b  | [7:0] | ERRCOUNTH2[7:0]    | phase3  |  |
| 0x148d  | [3:0] | ERRCOUNTH3[19:16]  |   |  |
| 0x148e  | [7:0] | ERRCOUNTH3[15:8]   | Count of pixel values > high_threshold (HIGHTHR*) for         |  |
| 0x148f  | [7:0] | ERRCOUNTH3[7:0]    | phase4  |  |

| Address | Bit   | Register Name     | Description  |  |
|---------|-------|-------------------|--|--|
| 0x1491  | [3:0] | ERRCOUNTH4[19:16] | Count of pivel voluce , high threadedd (LICUTUD*) far                  |  |
| 0x1492  | [7:0] | ERRCOUNTH4[15:8]  | count of pixel values > high_threshold (high thr ) for                 |  |
| 0x1493  | [7:0] | ERRCOUNTH4[7:0]   | phased   |  |
| 0x1495  | [3:0] | ERRCOUNTH5[19:16] | Count of nively cluses a high threshold (LICUTUD*) for                 |  |
| 0x1496  | [7:0] | ERRCOUNTH5[15:8]  | <pre>count of pixel values &gt; nign_threshold (HIGHTHR*) phase6</pre> |  |
| 0x1497  | [7:0] | ERRCOUNTH5[7:0]   |  |  |
| 0x1499  | [3:0] | ERRCOUNTH6[19:16] | Count of nively cluses a high threshold (LICUTUD*) for                 |  |
| 0x149a  | [7:0] | ERRCOUNTH6[15:8]  | phase7   |  |
| 0x149b  | [7:0] | ERRCOUNTH6[7:0]   |  |  |
| 0x149d  | [3:0] | ERRCOUNTH7[19:16] | Count of mixed veloce , high thread old (UICUTUD*)                     |  |
| 0x149e  | [7:0] | ERRCOUNTH7[15:8]  | count of pixel values > high_threshold (HIGHTHR*) for                  |  |
| 0x149f  | [7:0] | ERRCOUNTH7[7:0]   | - pnaseo   |  |

### 6-9 Readout

### 6-9-1 Readout Mode

The image of each readout mode shows below. There is Tap A/B in one pixel. The number of horizontal output data for A&B mode is double of other modes.



# Figure 44 Readout Image depend on Readout Mode

The register setting list for each readout mode (A / B selection, Binning selection, MIPI Lane number selection) is shown below.

# Table 26 Readout Mode

|                  |         |              | Register       |                  |                   |                                      |          |                   |                 |
|------------------|---------|--------------|----------------|------------------|-------------------|--------------------------------------|----------|-------------------|-----------------|
| Mode             | Binning | MIPI<br>Lane | DUTOF<br>_MODE | BINNING<br>_MODE | CSI_LANE<br>_MODE | REQUESTED<br>_LINK_BIT<br>_RATE_MBPS | НМАХ     | SUB_RSEQ<br>_LNUM | DPTH_SU<br>_NUM |
|                  | 1x1     |              |                | 0                |                   |                                      | 14'd694  | 13'd9             | 8'd95           |
|                  | 2x2     |              | 0              | 1                |                   |                                      | 14'd694  | 13'd9             | 8'd95           |
| A-D              | 4x4     |              | 0              | 2                |                   |                                      | 14'd694  | 13'd9             | 8'd95           |
|                  | 8x8     |              |                | 3                |                   |                                      | 14'd694  | 13'd9             | 8'd95           |
|                  | 1x1     |              |                | 0                |                   |                                      | 14'd694  | 13'd9             | 8'd95           |
| A . D            | 2x2     |              | 1              | 1                |                   |                                      | 14'd694  | 13'd9             | 8'd95           |
| A+D              | 4x4     |              | 1              | 2                |                   |                                      | 14'd694  | 13'd9             | 8'd95           |
|                  | 8x8     |              |                | 3                |                   |                                      | 14'd694  | 13'd9             | 8'd95           |
|                  | 1x1     |              |                | 0                |                   |                                      | 14'd694  | 13'd9             | 8'd95           |
| ^                | 2x2     | 41 2000      | 2              | 1                | 2                 | 22'h0f00000                          | 14'd694  | 13'd9             | 8'd95           |
| ~                | 4x4     | 4 Lanes      | 2              | 2                | 3                 | 32 N01000000                         | 14'd694  | 13'd9             | 8'd95           |
|                  | 8x8     |              |                | 3                |                   |                                      | 14'd694  | 13'd9             | 8'd95           |
|                  | 1x1     |              |                | 0                |                   |                                      | 14'd694  | 13'd9             | 8'd95           |
| В                | 2x2     |              | 3              | 1                |                   |                                      | 14'd694  | 13'd9             | 8'd95           |
| Б                | 4x4     |              |                | 2                |                   |                                      | 14'd694  | 13'd9             | 8'd95           |
|                  | 8x8     | -            |                | 3                |                   |                                      | 14'd694  | 13'd9             | 8'd95           |
|                  | 1x1     |              | 4              | 0                |                   |                                      | 14'd1388 | 13'd5             | 8'd52           |
| <b>A &amp; B</b> | 2x2     |              |                | 1                |                   |                                      | 14'd694  | 13'd9             | 8'd95           |
| Add              | 4x4     |              |                | 2                |                   |                                      | 14'd694  | 13'd9             | 8'd95           |
|                  | 8x8     |              |                | 3                |                   |                                      | 14'd694  | 13'd9             | 8'd95           |
|                  | 1x1     |              |                | 0                | -                 |                                      | 14'd1388 | 13'd5             | 8'd52           |
|                  | 2x2     |              | 0              | 1                |                   |                                      | 14'd1388 | 13'd5             | 8'd52           |
| - D              | 4x4     |              | 0              | 2                |                   |                                      | 14'd1388 | 13'd5             | 8'd52           |
|                  | 8x8     |              |                | 3                |                   |                                      | 14'd1388 | 13'd5             | 8'd52           |
|                  | 1x1     |              |                | 0                |                   |                                      | 14'd1388 | 13'd5             | 8'd52           |
| Δ±B              | 2x2     |              | 4              | 1                |                   |                                      | 14'd1388 | 13'd5             | 8'd52           |
| ATD              | 4x4     |              |                | 2                |                   |                                      | 14'd1388 | 13'd5             | 8'd52           |
|                  | 8x8     |              |                | 3                |                   |                                      | 14'd1388 | 13'd5             | 8'd52           |
|                  | 1x1     |              |                | 0                |                   |                                      | 14'd1388 | 13'd5             | 8'd52           |
| Δ                | 2x2     | 2 Janes      | 2              | 1                | 1                 | 32'607800000                         | 14'd1388 | 13'd5             | 8'd52           |
|                  | 4x4     | Z Lanes      | 2              | 2                | '                 | 521107 000000                        | 14'd1388 | 13'd5             | 8'd52           |
|                  | 8x8     |              |                | 3                |                   |                                      | 14'd1388 | 13'd5             | 8'd52           |
|                  | 1x1     |              |                | 0                |                   |                                      | 14'd1388 | 13'd5             | 8'd52           |
| P                | 2x2     | -            | 3              | 1                | ]                 |                                      | 14'd1388 | 13'd5             | 8'd52           |
|                  | 4x4     |              | 5              | 2                |                   |                                      | 14'd1388 | 13'd5             | 8'd52           |
|                  | 8x8     |              |                | 3                |                   |                                      | 14'd1388 | 13'd5             | 8'd52           |
|                  | 1x1     |              |                | 0                |                   |                                      | 14'd2776 | 13'd3             | 8'd30           |
| ۵.R              | 2x2     |              | 4              | 1                |                   |                                      | 14'd1388 | 13'd5             | 8'd52           |
|                  | 4x4     |              | - T            | 2                |                   |                                      | 14'd1388 | 13'd5             | 8'd52           |
|                  | 8x8     | ]            |                | 3                |                   |                                      | 14'd1388 | 13'd5             | 8'd52           |

# Table 27 Register Table for Readout Mode

| Address | Bit   | Register Name                           | Description  |  |  |
|---------|-------|---|--|--|--|
| 0x0800  | [5:0] | HMAX[13:8]                              | 1H duration (all)  |  |  |
| 0x0801  | [7:0] | HMAX[7:0]                               | TH duration (Cik)  |  |  |
| 0x0828  | [2:0] | DUTOF_MODE                              | 0: Tap-A - Tap-B<br>1: Tap-A + Tap-B<br>2: Raw Tap-A only<br>3: Raw Tap-B only<br>4: Raw Tap-A and Tap-B |  |  |
| 0x100c  | [7:0] | REQUESTED_LINK_BIT_R<br>ATE_MBPS[31:24] | Output Data Data [Mhna]  |  |  |
| 0x100d  | [7:0] | REQUESTED_LINK_BIT_R<br>ATE_MBPS[23:16] | Bit[31:16] integer   |  |  |
| 0x100e  | [7:0] | REQUESTED_LINK_BIT_R<br>ATE_MBPS[15:8]  | * initial values = 960 [Mbps/Lane] x 4 [Lane] =  |  |  |
| 0x100f  | [7:0] | REQUESTED_LINK_BIT_R<br>ATE_MBPS[7:0]   | To horoo (integer)   |  |  |
| 0x1010  | [1:0] | CSI_LANE_MODE                           | The Number of Lanes<br>0 : prohibited<br>1 : 2Lane<br>2 : prohibited<br>3 : 4Lane                        |  |  |
| 0x14a5  | [1:0] | BINNING_MODE                            | Binning Mode<br>0 : 1x1 (full)<br>1 : 2x2<br>2 : 4x4<br>3 : 8x8  |  |  |

### Table 28 MIPI Transmitter

|          | Pin Name    | 2Lane              | 4Lane       |
|----------|-------------|--------------------|-------------|
| er       | DCKP/DCKN   | Clock lane         | Clock lane  |
| nsmitt   | DMO1P/DMO1N | Data lane 1        | Data lane 1 |
| IPI traı | DMO2P/DMO2N | Data lane 2        | Data lane 2 |
| W        | DMO3P/DMO3N | Not used (LP only) | Data lane 3 |
|          | DMO4P/DMO4N | Not used (LP only) | Data lane 4 |

# 6-9-2 Mirror/Flip

The readout order of the pixel array can be reversed.



Figure 45 Mirror/Flip Output Image

# Table 29 Register Table for Mirror/Flip

| Address | Bit | Register Name     | Description   |
|---------|-----|-------------------|---|
| 0x080c  | [0] | IMG_ORIENTATION_V | Image orientation for Vertical direction<br>0 : Normal<br>1 : Reverse   |
| 0x080d  | [0] | IMG_ORIENTATION_H | Image orientation for Horizontal direction<br>0 : Normal<br>1 : Reverse |

### 6-9-3 ROI Setting

ROI settings show below.

- The read pixel area is set by the registers of the horizontal start address, the horizontal width, the vertical start
  address and the vertical end address. Note that these settings are not the address after binning when using
  Binning mode. Set ROI registers to the value before binning.
- Horizontal setting is set by HCROP\_STA (Horizontal start address) and HCROP\_WID (Horizontal width) registers. Note that HCROP\_SAT setting must be changed in the case that the horizontal reverse mode reads the same area as the horizontal normal mode.
- Vertical setting is set by Y\_ADD\_STA (Vertical start address) and Y\_ADD\_END (Vertical end address) registers. Note that the unit for Y\_ADD\_STA/END setting is 2 lines.





Figure 46 ROI Setting

# Table 30 Register Table for ROI

| Address | Bit   | Register Name   | Description             |
|---------|-------|-----------------|-------------------------|
| 0x0804  | [5:0] | HCROP_STA[13:8] | H start address (niv)   |
| 0x0805  | [7:0] | HCROP_STA[7:0]  | n start address (pix)   |
| 0x0806  | [1:0] | HCROP_WID[9:8]  | Li width (niv)          |
| 0x0807  | [7:0] | HCROP_WID[7:0]  | n width (pix)           |
| 0x0808  | [0]   | Y_ADD_STA[8]    | V start address (2line) |
| 0x0809  | [7:0] | Y_ADD_STA[7:0]  | v start address (zinte) |
| 0x080a  | [0]   | Y_ADD_END[8]    | ) ( and address (2line) |
| 0x080b  | [7:0] | Y_ADD_END[7:0]  |                         |



### 6-9-4 ROI Setting Constraint

The start coordinate (x1,y1), the end coordinate (x2,y2) and H/V size setting registers for the readout region are shown below. The setting ranges and restrictions of x1 and x2 for each binning mode also are shown below. The setting value over the range is prohibited.

#### Table 31 Constraint of x1,x2

| Dinning | Х ро       | sition      | X size                            | Register   |                                 |  |
|---------|------------|-------------|-----------------------------------|------------|---------------------------------|--|
| ыппіпд  | x1         | x2          | x2 - x1 + 1                       | HCROP_STA  | HCROP_WID                       |  |
| 1x1     | "1 to 633" | "8 to 640"  | "8 to 640" and "multiples of 4"   | "1 to 633" | " > = 8" and "multiples of 4"   |  |
| 2x2     | "1 to 625" | "16 to 640" | "16 to 640" and "multiples of 8"  | "1 to 625" | " > = 16" and "multiples of 8"  |  |
| 4x4     | "1 to 609" | "32 to 640" | "32 to 640" and "multiples of 16" | "1 to 609" | " > = 32" and "multiples of 16" |  |
| 8x8     | "1 to 577" | "64 to 640" | "64 to 640" and "multiples of 32" | "1 to 577" | " > = 64" and "multiples of 32" |  |

The table shown below is the formulas for HCROP\_STA/WID setting values by using x1 and x2.

#### Table 32 Formula for HCROP\_STA/WID

| Decister Neme | IMG_ORIENTATION_H |                |  |  |
|---------------|-------------------|----------------|--|--|
| Register Name | 0                 | 1              |  |  |
| HCROP_STA     | (x1)              | 640 - (x2) + 1 |  |  |
| HCROP_WID     | (x2) - (x1) + 1   |                |  |  |

The setting ranges and restrictions of y1 and y2 for each binning mode are shown below. The setting value over the range is prohibited.

### Table 33 Constraint of y1,y2

| Dinning | Y position |            | Y size                       | Register                    |
|---------|------------|------------|------------------------------|-----------------------------|
| ыппіпд  | y1         | y2         | y2 - y1 + 1                  | Y_ADD_END - Y_ADD_STA - 1   |
| 1x1     | "1 to 479" | "2 to 480" | "2-480" and "multiples of 2" | ">= 1"                      |
| 2x2     | "1 to 479" | "2 to 480" | "2-480" and "multiples of 2" | ">= 1"                      |
| 4x4     | "1 to 477" | "4 to 480" | "4-480" and "multiples of 4" | ">= 2" and "multiples of 2" |
| 8x8     | "1 to 473" | "8 to 480" | "8-480" and "multiples of 8" | ">= 4" and "multiples of 4" |

The table shown below is the formula of Y\_ADD\_STA/END setting value by using y1 and y2 address.

### Table 34 Formula for Y\_ADD\_STA/END

| Register Neme | IMG_ORIEN       | V_NTATION |
|---------------|-----------------|-----------|
| Register Name | 0               | 1         |
| Y_ADD_STA     | ( (y1) - 1) / 2 |           |
| Y_ADD_END     | (y2) / 2 + 1    |           |



### 6-10 Embedded Data

Embedded data list shows below. Meta-Data is output as 2 lines data after the pixel data output. Refer to "Output Interface" for the Meta-Data output location.

### Table 35 Embedded Data

| Line | Pixel | Data                     | Description   |
|------|-------|--------------------------|---|
| 0    | E000  | 8'h0A                    | Data Format Code ( = 0x0A)  |
| 0    | E058  | DEPTH_MAP_ID             | ID information (bit [7:0])<br>* DEPTH_MAP_ID is just a register updated<br>every frame<br>* we can find which id of register-configuration<br>is set in each phase by this Data |
| 0    | E078  | THRM_DT_DEG              | Temperature   |
| 0    | E127  | 8'h07                    | End of Data ( = 0x07)   |
| 0    | E128  | 8'h07                    | End of Data ( = 0x07)   |
| 0    | E129  | 8'h07                    | End of Data (= 0x07)  |
| 0    | E130  | 8'h07                    | End of Data ( = 0x07)   |
| 0    | E131  | 8'h07                    | End of Data ( = 0x07)   |
| 1    | E050  | RNGCHK_COUNT_LOW[19:16]  | Count of pixel values < low_threshold for each phase  |
| 1    | E052  | RNGCHK_COUNT_LOW[15:8]   | Count of pixel values < low_threshold for each<br>phase   |
| 1    | E054  | RNGCHK_COUNT_LOW[7:0]    | Count of pixel values < low_threshold for each<br>phase   |
| 1    | E058  | RNGCHK_COUNT_HIGH[19:16] | Count of pixel values > high_threshold for each<br>phase  |
| 1    | E060  | RNGCHK_COUNT_HIGH[15:8]  | Count of pixel values > high_threshold for each<br>phase  |
| 1    | E062  | RNGCHK_COUNT_HIGH[7:0]   | Count of pixel values > high_threshold for each<br>phase  |
| 1    | E090  | DEPTH_MAP_NUMBER         | Depth map counter (bit [7:0])<br>= frame counter in case of IMX556<br>* free-run counter  |
| 1    | E096  | SUB_FRAME_NUMBER         | phase counter (bit [3:0])   |
| 1    | E127  | 8'h07                    | End of Data (= 0x07)  |
| 1    | E128  | 8'h07                    | End of Data ( = 0x07)   |
| 1    | E129  | 8'h07                    | End of Data ( = 0x07)   |
| 1    | E130  | 8'h07                    | End of Data ( = 0x07)   |
| 1    | E131  | 8'h07                    | End of Data ( $= 0x07$ )  |

### 6-11 Output Interface

#### 6-11-1 MIPI Overview

Pixel data is output according as the MIPI specification. MIPI specification overview is shown below. Number of Lane: 2 Lanes or 4 Lanes (the number of Lane can be changed at only Chip/SW-standby.) Number of Bit: 12 bits / pixel

Output data rate: 960 Mbps / Lane (the output data rate can be changed at only Chip/SW-standby.)

### 6-11-2 MIPI Pin

Data and Clock from each lane show below.



### Figure 47 MIPI Pin Assignment

#### 6-11-3 MIPI RAW12

Assignment of 12 bits of output data shows below.

In case that the output data is over the threshold which is set by the register, MSB of the pixel data can have the error flag by setting RNGCHEN register to 1 and RNGCHK\_OUTMODE register to 0. So, the pixel data is 11 bits length. Therefore, the bit accuracy is reduced.

When RNGCHKEN is set to 1 and RNGCHK\_OUTMODE is set to 1, the pixel data is change to Error code.

#### **Table 36 Error Mode Table**

| Mada  | Without Error Info           | With Error Info<br>(RNGCHKEN = 1)                 |  |  |  |
|-------|------------------------------|---|--|--|--|
| Mode  | (RNGCHKEN = 0)               | Error Flag<br>(RNGCHK_OUTMODE = 0)                | Error Code<br>(RNGCHK_OUTMODE = 1)                   |  |  |
| A – B | [11:0] = Pixel data (signed) | [11] = Error flag<br>[10:0] = Pixel data (signed) | [11:0] = Pixel data (signed)<br>Error code = 12'h800 |  |  |
| A + B | [11:0] = Pixel data          | [11] = Error flag                                 | [11:0] = Pixel data (unsigned)                       |  |  |
|       | (unsigned)                   | [10:0] = Pixel data (unsigned)                    | Error code = 12'hFFF                                 |  |  |
| А     | [11] = 0                     | [11] = Error flag                                 | [11] = 0   |  |  |
|       | [10:0] = Pixel data          | [10:0] = Pixel data                               | [10:0] = Pixel data                                  |  |  |
| В     | [11] = 0                     | [11] = Error flag                                 | [11] = 0   |  |  |
|       | [10:0] = Pixel data          | [10:0] = Pixel data                               | [10:0] = Pixel data                                  |  |  |
| A & B | [11] = 0                     | [11] = Error flag                                 | [11] = 0   |  |  |
|       | [10:0] = Pixel data          | [10:0] = Pixel data                               | [10:0] = Pixel data                                  |  |  |

## Table 37 Register Table for Error Info

| Address | Bit | Register Name   |                | Description     |                 |
|---------|-----|-----------------|----------------|-----------------|-----------------|
| 0v14bb  | [0] |                 | 0 : Error flag |                 |                 |
| 001400  | [U] | KINGCHK_OUTWODE | 1 : Error code | (A - B: 12'h800 | A + B: 12'hfff) |

### 6-11-4 MIPI Pixel Data Format

The figure below shows the image output format of each Lane for each Lane number. P0, 1, 2 and 3 in the figure below correspond to one output pixel data.

| a) 4 L                              | ane-RAW12 Output                 |                    |                             |   |   |                  |                 |                                |
|-------------------------------------|----------------------------------|--------------------|-----------------------------|---|---|------------------|-----------------|--------------------------------|
|                                     | Sensor<br>P0 P1 P2 P3 ····       | +\$                | data lane1<br>(DMO1P/DMO1N) | PH P0 P3 (3:0) P8 (11:4) P4 (3:0) P8 (3  | P11 [3:0]<br>[11:4] P12<br>[3:0]        | PF               |                 |                                |
|                                     |                                  |                    | data lane2<br>(DMO2P/DMO2N) | PH P1 P3 P8 P9 P9 P1 P2 11:4 P9 11:4  | P11<br>[3:0] P14<br>P10 [11:4]<br>[3:0] | PF               |                 |                                |
|                                     |                                  | <b>⊢</b> ¢         | (DMO3P/DMO3N)               | PH P1<br>[3:0] P4 P7<br>[3:0] P4<br>[3:0] P3<br>[3:0] P4<br>[3:0] P3<br>[3:0] P4<br>[3:0] P3<br>[3:0] P4<br>[3:0] P3<br>[3:0] P3<br>[3:0] P4<br>[3:0] P3<br>[3:0] P4<br>[3:0] P3<br>[3:0] P4<br>[3:0] P3<br>[3:0] P4<br>[3:0] P3<br>[3:0] P4<br>[3:0] P3<br>[3:0] P3<br>[3:0] P4<br>[3:0] P3<br>[3:0] | P12 P15                                 | PF               |                 |                                |
|                                     |                                  | Lø                 | (DMO4P/DMO4N)               | PH P2 P5 (3:0) P10 (11:4) P6 (11:4)   | P13 [3:0]<br>[11:4] P14<br>[3:0]        | PF               |                 |                                |
|                                     |                                  |                    |                             |   |   |                  |                 |                                |
| b) 2 L                              | ane-RAW12 Output                 |                    |                             |   |   |                  |                 |                                |
|                                     | Sensor                           |                    | data lane1                  |   | De l                                    | _                |                 |                                |
|                                     | P0 P1 P2 P3 ····                 | $\uparrow \square$ | (DMO1P/DMO1N)               | PH P0 [3:0] P3 P4<br>[11:4] P0 [11:4] [11:4]<br>[3:0] [11:4] [11:4]   | P5<br>[3:0] P7<br>P4<br>[11:4]<br>[3:0] | PF               |                 |                                |
|                                     |                                  | Lø                 | (DMO2P/DMO2N)               | PH P1 P2 P3 P5 [11:4] P5 [11:4]   | P6 [3:0]<br>[11:4] P6<br>[3:0]          | PF               |                 |                                |
|                                     |                                  |                    |                             |   |   |                  |                 |                                |
|                                     |                                  |                    |                             |   |   |                  |                 |                                |
| RAW12 Format (RAV                   | V12 data)                        | 00 00 00 00        |                             |   |   | St. 05. 05. 05.  |                 | 02 02 02 02                    |
| [4] [5] [6] [7] [8] [9] [10] [11] [ | 4] [5] [6] [7] [8] [9] [10] [11] | [0] [1] [2]        | [3] [0] [1] [2] [3]         | P2 P  | [4] [5] [6] [7] [                       | 8] [9] [10] [11] | [0] [1] [2] [3] | P3 P3 P3 P3<br>[0] [1] [2] [3] |
| P0 [11:4]                           | P1 [11:4]                        | P0 [3:0]           | P1 [3:0]                    | P2 [11:4]   | P3 [11                                  | 1:4]             | P2 [3:0]        | P3 [3:0]                       |

P1 [11:4] P1 [3:0] P2 [11:4] P3 [11:4] P2 [3:0] P0 [3:0]

Figure 48 MIPI Pixel Data Format

# 6-11-5 MIPI Embedded Data Format

Embedded data is output on two lines after effective pixels. The data in each line is composed of Tag, Data, dummy data shown as below. Information inside the sensor is stored in the Data part.



Figure 49 MIPI Embedded Data Format

# 6-11-6 CLK Mode during Frame Blanking

This is a function to stop the MIPI clock during Frame Blanking. The details of the register and timing are shown below.

### Table 38 CLK Mode Setting Register during Frame Blanking

|                           | Address | Bit | Name                   | Description  |
|---------------------------|---------|-----|------------------------|--|
| I <sup>2</sup> C register | 0x1c40  | [0] | FRAME_BLA<br>NKSTOP_CL | <ul> <li>FRAME_BLANKSTOP_CL Control RUN/STOP of CSI-2 during Frame<br/>Blanking</li> <li>0 : Stay in HS mode (Clock/Strobe output) during CLK Frame Blanking</li> <li>1 : Transition to LP11 (Clock/Strobe stop) during CLK Frame Blanking</li> <li>Details are as follows:</li> <li>When a valid frame starts, transition to HS-Clock status.</li> <li>When the frame ends (after EOF output), transition from HS-Clock to<br/>LP11.</li> </ul> |



# Figure 50 CLK Mode during Frame Blanking (FRAME\_BLANKSTOP\_CL =0)



# Figure 51 CLK Mode during Frame Blanking (FRAME\_BLANKSTOP\_CL =1)

### 6-12 OTP (One Time Programmable Read Only Memory)

OTP for Customer Area is 3 ROWS (ROW00 to 02) (1ROW = 64 bits). Map assignment of the customer area is shown in the table below. Refer to the additional material (OTP manual) for how to write the value to OTP for Customer area.

| Address | ROW | Byte | Name                                    | Bit   |
|---------|-----|------|---|-------|
|         |     |      | Reserved                                |       |
| 0x0300  |     | 0    | (When you use the Slave address 0 to 4, | [7:0] |
|         |     |      | please write to 8'h00.)                 |       |
| 0x0301  |     | 1    | IIC_SLAVE_ADR_SEL                       | [2:0] |
| 0x0302  | 00  | 2    | IIC_SLAVE_ADR0                          | [6:0] |
| 0x0303  | 00  | 3    | IIC_SLAVE_ADR1                          | [6:0] |
| 0x0304  |     | 4    | IIC_SLAVE_ADR2                          | [6:0] |
| 0x0305  |     | 5    | IIC_SLAVE_ADR3                          | [6:0] |
| 0x0306  |     | 6    | IIC_SLAVE_ADR4                          | [6:0] |
| 0x0307  |     | 7    | —                                       |       |
| 0x0308  |     | 0    | —                                       |       |
| 0x0309  |     | 1    | —                                       |       |
| 0x030a  |     | 2    | —                                       |       |
| 0x030b  | 01  | 3    | —                                       |       |
| 0x030c  | 01  | 4    | —                                       |       |
| 0x030d  |     | 5    | -                                       |       |
| 0x030e  |     | 6    | -                                       |       |
| 0x030f  |     | 7    | -                                       |       |
| 0x0310  |     | 0    | -                                       |       |
| 0x0311  |     | 1    | -                                       |       |
| 0x0312  |     | 2    | —                                       |       |
| 0x0313  | 00  | 3    | -                                       |       |
| 0x0314  | 02  | 4    | -                                       |       |
| 0x0315  |     | 5    | -                                       |       |
| 0x0316  |     | 6    | -                                       |       |
| 0x0317  |     | 7    | -                                       |       |

### Table 39 OTP Map for Customer Area

### 6-13 Temperature Sensor

Internal temperature information can be read from the register or Embedded data. Since the temperature information is acquired during the readout period, this register value can be read after first phase.

| Table 40 Register Setting for Temperature | e Sensor |
|---|----------|
|---|----------|

| Address | Bit   | Register Name | Description   |  |  |  |  |  |  |
|---------|-------|---------------|---|--|--|--|--|--|--|
| 0x1400  | [0]   | THRM_SIGNED   | Display format of temperature (THRM_DT_DEG)<br>0: offset binary<br>1: signed (2's complement)   |  |  |  |  |  |  |
| 0x1403  | [7:0] | THRM_DT_DEG   | Temperature [deg]<br>Temperature = THRM_DT_DEG - 40 (THRM_SIGNED = 0)<br>Temperature = THRM_DT_DEG (THRM_SIGNED = 1)<br>Measurable range: - 40 to 125 [deg] |  |  |  |  |  |  |

# 6-14 Light Source Control (Delay Adjustment)

It is possible to adjust the delay between the illumination timing and the exposure timing. The exposure timing can be delayed by using the sensor registers.

- ◆ There are three stages of delay adjustment: Coarse / Fine / Super Fine.
- The 1 step width of Coarse delay adjustment differs depending on Modulation frequency (FMOD). Formula of Coarse delay step
  - Case of FMOD =51 MHz to 100 MHz: Step = (1 / FMOD) / 8Case of FMOD = 21 MHz to 50 MHz: Step = (1 / FMOD) / 16Case of FMOD = 4 MHz to 20 MHz: (1 / FMOD) / 32
- The 1 step width of delay adjustment of Fine / Super Fine is a fixed delay. However, since it is an analog delay, it is affected by Process/Voltage/Temperature condition.
- Coarse delay adjustment has the number of steps which is enough to cover one Modulation frequency cycle.
- Fine delay adjustment has the number of steps which is enough to cover the 1step width of coarse delay adjustment. However, when Modulation frequency is less than 5 MHz, the number of steps of fine delay adjustment is insufficient to cover the 1step width of coarse delay adjustment.
- Super Fine delay adjustment has the number of steps which is enough to cover the 1step width of fine delay adjustment.

| GDA/GDB(internal)  |   |  |
|--|---|--|
|  | K X X X X X   |  |
|  |   |  |
| DLYCNT(Coarse)<br>ANADLYCNT(fine)<br>DLYCNTSF(superfine) | $\begin{array}{c} & & \\ & & \\ & & \\ & & \\ & & \\ & & \\$ |  |

Figure 52 Delay Adjustment System

| Delay      | Address | Bit   | Register Name | 1step (ps) | Note                          |
|------------|---------|-------|---------------|------------|-------------------------------|
| coarse     | 0x201c  | [7:0] | DIYONT        | Depend on  | see the below table           |
| coarse     | 0/2010  | [7:0] | DEFORT        | FMOD       | 32 to 255 (dec) is prohibited |
| fine       | 0x201d  | [7:0] | ANADLYCNT     | Typ 75ps   | 69 to 255 (dec) is prohibited |
| super fine | 0x201e  | [3:0] | DLYCNTSF      | Typ 20ps   | 7 to 15(dec) is prohibited    |

### 7. How to Operate IMX556

### 7-1 Power on Reset

The XCLR pin is set to "LOW" and the power supplies are brought up. Then the XCLR pin should be set to "High" after INCK supplied.

### 7-2 Power on Sequence

### 7-2-1 Power on Slew Rate

Maximum slew rate (mV/us) is specified for each power supply to avoid oscillation during power on.



Figure 53 Power on Slew Rate

### Table 42 Limitation on Power-on Slew Rate

| Dewer Supplies   |     | Slew Rate | Commont |         |
|------------------|-----|-----------|---------|---------|
| Power Supplies   | Min | Max       | Unit    | Comment |
| VANA, VIF, VDIG, | _   | 25        | mV/us   |         |

### 7-2-2 Startup Sequence with I2C Serial Communication (External Reset/Sensor Master Mode)

Follow the power supply start up sequence below.



# Figure 54 Startup Sequence with I2C Serial Communication (External Reset/Sensor Master Mode)

\* Presence of INCK during Power Off is acceptable despite of above chart.

| Item   | Label | Min. Max.      |                             | Unit | Comment  |
|--|-------|----------------|-----------------------------|------|--|
| VANA rising – VANA ON  | T1    | νανά γιε γρι   | G may rise in any           | us   |  |
| VIF rising – VIF ON  | T2    | order.         | G may nee in any            | us   |  |
| VDIG rising – VDIG ON  | Т3    | VANA, VIF, VDI | DLMX may rise in            | us   |  |
| VDDLMX rising – VDDLMX ON  | T4    | any order.     |                             | us   |  |
| VDIG rising – VDDLMX rising  | T5    | 0              | 0 -                         |      |  |
| VANA, VIF, VDIG and VDDLMX rising - INCK start                         | Т6    | 0              | -                           | us   | Presence of INCK during<br>Power off is acceptable |
| VANA, VIF, VDIG and VDDLMX rising - XCLR rising                        | T7    | 100            | -                           | us   |  |
| INCK start – XCLR rising   | T8    | 0              | -                           | us   |  |
| INCK start and XCLR rising till CCI Read version ID register wait time | Т9    | 100            | -                           | us   |  |
| STANDBY OFF till Send<br>Streaming Command wait time                   | T10   | 12             | -                           | ms   |  |
| Start of first streaming from Sending Streaming Command.               | T11   | -              | 2.8ms +<br>Integration time | ms   |  |
| DPHY power up  | T12   | 1              | 1,1                         | ms   |  |
| DPHY initialize  | T13   | 100            | 110                         | us   |  |

# Table 43 Startup Sequence Timing Constraints (I2C Serial Communication Mode with External Reset/ Sensor Master Mode)

Note) XCLR needs to be Low until all power supplies complete power-on

# 7-2-3 Startup Sequence with I2C Serial Communication (External Reset/Sensor Slave Mode)

Follow the power supply start up sequence below.



### Figure 55 Startup Sequence with I2C Serial Communication (External Reset/Slave Mode)

\* Presence of INCK during Power Off is acceptable despite of above chart.

# Table 44 Startup Sequence Timing Constraints (I2C Serial Communication Mode with External Reset/Slave Mode)

| Item   | Label | Min.          | Max.                               | Unit | Comment  |
|--|-------|---------------|------------------------------------|------|--|
| VANA rising – VANA ON  | T1    | VANA VIE      | VDIG may rise                      | us   |  |
| VIF rising – VIF ON  | T2    | in any order  | in any order.                      |      |  |
| VDIG rising – VDIG ON  | Т3    | VANA, VIF,    | VDDLMX may                         | us   |  |
| VDDLMX rising – VDDLMX ON  | T4    | rise in any o | rder.                              | us   |  |
| VDIG rising – VDDLMX rising  | Т5    | 0             | -                                  | us   |  |
| VANA, VIF, VDIG and VDDLMX rising -<br>INCK start                      | Т6    | 0             | -                                  | us   | Presence of INCK during<br>Power off is acceptable |
| VANA, VIF, VDIG and VDDLMX rising -<br>XCLR rising                     | T7    | 100           | -                                  | us   |  |
| INCK start – XCLR rising   | Т8    | 0             | -                                  | us   |  |
| INCK start and XCLR rising till CCI Read version ID register wait time | Т9    | 100           | -                                  | us   |  |
| STANDBY OFF till Send Streaming<br>Command wait time                   | T10   | 12            | -                                  | ms   |  |
| Start of first streaming from Sending<br>Streaming Command.            | T11   | -             | T14 + T15 +<br>Integration<br>time | ms   |  |

| Item   | Label | Min. | Max. | Unit | Comment |
|--|-------|------|------|------|---------|
| DPHY power up                                  | T12   | 1    | 1,1  | ms   |         |
| DPHY initialize                                | T13   | 100  | 110  | us   |         |
| XVS falling from Sending Streaming<br>Command. | T14   | 2.2  | -    | ms   |         |
| Start of first streaming from XVS falling      | T15   | -    | 0.6  | ms   |         |

Note) XCLR needs to be Low until all power supplies complete power-on

# 7-2-4 Startup Sequence with SPI Slave 4-wire Serial Communication (External Reset/Sensor Master Mode)

Follow the power supply start up sequence below.



# Figure 56 Startup Sequence with 2-wire Serial Communication (External Reset/Sensor Master Mode)

\* Presence of INCK during Power Off is acceptable despite of above chart.

| Table 45 Startup Sequence Timing Constraints | (I2C Serial Communication Mode with | External |
|--|-------------------------------------|----------|
| Reset/ Sensor Master Mode)                   |                                     |          |

| Item   | Label | Min. Max.      |                             | Unit | Comment  |
|--|-------|----------------|-----------------------------|------|--|
| VANA rising – VANA ON  | T1    | νανά γιε γρι   | G may rise in any           | us   |  |
| VIF rising – VIF ON  | T2    | order.         |                             | us   |  |
| VDIG rising – VDIG ON  | Т3    | VANA, VIF, VDI | DLMX may rise in            | us   |  |
| VDDLMX rising – VDDLMX ON  | T4    | any order.     |                             | us   |  |
| VDIG rising – VDDLMX rising  | T5    | 0              | -                           | us   |  |
| VANA, VIF, VDIG and VDDLMX rising - INCK start                         | Т6    | 0              | -                           | us   | Presence of INCK during<br>Power off is acceptable |
| VANA, VIF, VDIG and VDDLMX rising - XCLR rising                        | T7    | 100            | -                           | us   |  |
| INCK start – XCLR rising   | Т8    | 0              | -                           | us   |  |
| INCK start and XCLR rising till CCI Read version ID register wait time | Т9    | 100            | -                           | us   |  |
| STANDBY OFF till Send<br>Streaming Command wait time                   | T10   | 12             | -                           | ms   |  |
| Start of first streaming from Sending Streaming Command.               | T11   | -              | 2.8ms +<br>Integration time | ms   |  |
| DPHY power up  | T12   | 1              | 1,1                         | ms   |  |
| DPHY initialize  | T13   | 100            | 110                         | us   |  |

Note) XCLR needs to be Low until all power supplies complete power-on

# 7-2-5 Startup Sequence with SPI Slave 4 wire Serial Communication (External Reset/Sensor Slave Mode)

Follow the power supply start up sequence below.



# Figure 57 Startup Sequence with I2C Serial Communication (External Reset/Slave Mode)

\* Presence of INCK during Power Off is acceptable despite of above chart.

# Table 46 Startup Sequence Timing Constraints (I2C Serial Communication Mode with External Reset/Slave Mode)

| Item   | Label | Min.          | Max.                               | Unit | Comment  |
|--|-------|---------------|------------------------------------|------|--|
| VANA rising – VANA ON  | T1    |               |                                    | us   |  |
| VIF rising – VIF ON  | T2    | in any order. |                                    | us   |  |
| VDIG rising – VDIG ON  | Т3    | VANA, VIF,    | VDDLMX may                         | us   |  |
| VDDLMX rising – VDDLMX ON  | T4    | rise in any o | order.                             | us   |  |
| VDIG rising – VDDLMX rising  | Т5    | 0             | -                                  | us   |  |
| VANA, VIF, VDIG and VDDLMX rising -<br>INCK start                      | Т6    | 0             | -                                  | us   | Presence of INCK during<br>Power off is acceptable |
| VANA, VIF, VDIG and VDDLMX rising -<br>XCLR rising                     | T7    | 100           | -                                  | us   |  |
| INCK start – XCLR rising   | Т8    | 0             | -                                  | us   |  |
| INCK start and XCLR rising till CCI Read version ID register wait time | Т9    | 100           | -                                  | us   |  |
| STANDBY OFF till Send Streaming<br>Command wait time                   | T10   | 12            | -                                  | ms   |  |
| Start of first streaming from Sending<br>Streaming Command.            | T11   | -             | T14 + T15 +<br>Integration<br>time | ms   |  |

| Item   | Label | Min. | Max. | Unit | Comment |
|--|-------|------|------|------|---------|
| DPHY power up                                  | T12   | 1    | 1,1  | ms   |         |
| DPHY initialize                                | T13   | 100  | 110  | us   |         |
| XVS falling from Sending Streaming<br>Command. | T14   | 2.2  | -    | ms   |         |
| Start of first streaming from XVS falling      | T15   | -    | 0.6  | ms   |         |

Note) XCLR needs to be Low until all power supplies complete power-on

### 7-3 Power Down Sequence with 2-wire Serial Communication (External Reset)

Follow the power down sequence below.

|                   | Streaming (Active)   | Software Standby | Hardware<br>Standby | Power Off           |
|-------------------|----------------------|------------------|---------------------|---------------------|
| INCK              |                      |                  |                     |                     |
| VANA              |                      |                  |                     | T2                  |
| VIF               |                      |                  |                     |                     |
| VDIG -            |                      |                  |                     | TT4                 |
| VDDLMX -          |                      |                  |                     | ,<br><del>, }</del> |
| XCLR              |                      |                  |                     |                     |
| (External)        | Entering SW-standby* |                  |                     |                     |
| CCI               | Ш                    |                  |                     |                     |
| CLK Lane          |                      | LP11             | LP00                |                     |
| Data Lane1        |                      | LP11             | LP00                |                     |
| Data Lane2<br>P/N | xxxxxxxx/            | LP11             | LP00                |                     |
| Data Lane3 -      | xxxxxxx              | LP11             | LP00                |                     |
| Data Lane4 -      | xxxxxxxx             | LP11             | LP00                |                     |
|                   |                      |                  |                     |                     |

# Figure 58 Power Down Sequence with 2-wire Serial Communication (External Reset)

 Table 47 Power Down Sequence Timing Constraints (2-wire Serial Communication Mode with External Reset)

| ltem                        | Label                           | Min.   | Max. | Unit | Comment |
|-----------------------------|---------------------------------|--|------|------|---------|
| XCLR Neg-edge – VDDLMX fall | R Neg-edge – VDDLMX fall T1 0 - |  | us   |      |         |
| VANA ON – VANA fall         | T2                              | VANA, VIF, VDIG may<br>fall in any order.<br>VANA, VIF, VDDLMX<br>may fall in any order. |      | us   |         |
| VIF ON – VIF fall           | Т3                              |  |      | us   |         |
| VDIG ON – VDIG fall         | T4                              |  |      | us   |         |
| VDDLMX ON – VDDLMX fall     | T5                              |  |      | us   |         |
| VDDLMX fall – VDIG fall     | T6                              | 0  | -    | us   |         |

# 7-4 Start Sequence (XCLR – Streaming)

The flow from XCLR rising to the start of streaming is shown below.

- 1. IMX556 loads automatically the data from OTP. Register access is prohibited during this period.
- Set the registers for mode operation. [Reg Set (1)] For mode operation, some initial settings of registers (GLOBAL\_SETTING registers) are necessary. Refer to "Standard Register Setting" for details.
- Set the register (STANDBY = 0). Then IMX556 transits from Chip-Standby to the Software(SW)-Standby state. [Reg Set (2)]
   Mode operation registers and Global settings can be set after STANDBY = 0 sending also.

When using Master mode, TMASTER register must be sent after STANDBY = 0 sending. Refer to "6-6-6 Master, Slave".

- 4. Set the register (MODE\_SEL = 1) and the state is shift to Streaming state. [Reg Set (3)]
- 5. After WakeUp in front of Streaming state, the frame operation is started. And the pixel data and embedded data are output from the MIPI.



### Figure 59 Start Sequence

### Table 48 Register Table for Start Sequence

| Address | Bit | Register Name | Description                                  |  |  |
|---------|-----|---------------|--|--|--|
| 0x1000  | [0] | STANDBY       | 0: Chip Standby - Off<br>1: Chip Standby     |  |  |
| 0x1001  | [0] | MODE_SEL      | Mode Select 0: Software Standby 1: Streaming |  |  |

# 7-5 Standby Sequence (Streaming – SW Standby)

The transition flow from the streaming state to SW-standby state is shown below.

- 1. the register setting is sent (MODE\_SEL = 0) during streaming
- 2. After all frame data is output, the state is shift from Streaming to SW-Standby.





### 8. Other Functions

### 8-1 Sub-LVDS /CMOS Select for Illumination Signal

The illumination signal interface can be chosen Sub-LVDS and CMOS.

### Table 49 Register Setting for Sub-LVDS/CMOS Select

| Address | Bit | Register Name | Description                                  |
|---------|-----|---------------|--|
|         |     |               | Sub-LVDS/CMOS select for illumination signal |
| 0x10e2  | [0] | LVDS_EN       | 0: CMOS (LEDP)                               |
|         |     |               | 1: Sub-LVDS (LEDP: positive, LEDN: negative) |

### 8-2 Test pattern Output (types of test patterns)

This sensor can output test patterns by using a built-in pattern generator.

### Table 50 Register Setting for Test Pattern Generator

| Address     | Bit   | Register Name             | Description          |
|-------------|-------|---------------------------|----------------------|
| 0x1405      | [0]   | TESTIMG_PAT_NUM[8]        | display test pattern |
| 0x1406 [7:0 | [7:0] | 7:0] TESTIMG_PAT_NUM[7:0] | 004h: PN9(*1)        |
|             | [7.0] |                           | Others: forbidden    |
|             |       |                           | test pattern enable  |
| 0x1407      | [0]   | TESTIMG_PAT_EN            | 0h: Off              |
|             |       |                           | 1h: On               |

\*1 PN9 is one of Pseudo Random Binary Sequence. The other name is PRBS9.



Figure 61 PN9 Linear Feedback Shift Registers
### 8-3 LEDEN

LEDEN output is enable signal for LED driver which in case of needed as below timing. Signal is turned high from start of Reset Sequence and turned low from the end of Integration. This pulse cannot be controlled independently.





### Table 51 LEDEN Setting

| ster     | Address | Bit   | Register Name   | Setting Value   |
|----------|---------|-------|-----------------|---|
| I2C regi | 0x21c4  | [7:0] | LDD_TIM_EN[7:0] | LEDEN enable<br>Oh: LEDEN disable<br>FFh : LEDEN enable |

### 9. Electrical Characteristics

The Electrical Characteristics of the IMX556 is shown below.

# 9-1 DC Characteristics

### **Table 52 DC Characteristics**

| ltem               | Pins  | Symbol Conditions |                                      | Min.      | Тур.  | Max.      | Unit |
|--------------------|---|-------------------|--------------------------------------|-----------|-------|-----------|------|
|                    | VDDHCM  |                   |                                      |           |       |           |      |
|                    | VDDHAN  |                   |                                      |           |       |           |      |
|                    | VDDHSN  | VANA              |                                      | 2.6       | 2.7   | 2.8       | V    |
|                    | VDDHCP  |                   |                                      |           |       |           |      |
|                    | VDDSUB  |                   |                                      |           |       |           |      |
| Supply             | VDDMIO  |                   |                                      |           |       |           |      |
| Supply             | VDDMIF  | VIF               |                                      | 1.7       | 1.8   | 1.9       | V    |
| vollage            | VDDHSR  |                   |                                      |           |       |           |      |
|                    | VDDLSC  |                   |                                      |           |       |           |      |
|                    | VDDLPL  |                   |                                      | 1 1       | 10    | 1.0       | V    |
|                    | VDDLCN  | VDIG              |                                      | 1.1       | 1.2   | 1.3       | v    |
|                    | VDDLIF  |                   |                                      |           |       |           |      |
|                    | VDDLMX  | VDDLMX            |                                      | 1.1       | 1.2   | 1.3       | V    |
| Digital            | LEDFB<br>LEDEN<br>INCK<br>XCLR<br>POREN<br>SLASEL | VIH               |                                      | 0.8*VIF   | -     | -         | V    |
| Input<br>Voltage   | XCES<br>SDIM<br>TENABLE<br>CMODE<br>GPIO<br>XVS   | VIL               |                                      | -         | -     | 0.2*VIF   | V    |
| Digital<br>Output  | LEDP<br>LEDN<br>LEDEN<br>SDOS<br>SCKM<br>SDIM     | VOH               | I=-2.0mA                             | VIF-0.2   | -     | -         | V    |
| Voltage            | SDOM<br>XCEM1<br>XCEM2<br>GPIO<br>XVS             | VOL               | I=2.0mA                              | -         | -     | 0.2.      | V    |
|                    |   | VCM               |                                      | VIF/2-0.1 | VIF/2 | VIF/2+0.1 | V    |
| Sub-LVDS<br>Output | LEDP,LEDN   | VOD               | Termination<br>resistance:<br>100ohm | 100       | 150   | 220       | mV   |



### 9-2 AC Characteristics

## 9-2-1 Master Clock Waveform Diagram

### 9-2-1-1 INCK Square Waveform Input Specifications

Input specifications are shown below when square-wave signal is input directly into the external pin INCK.





| eform Input Characteristics |
|-----------------------------|
|                             |

| Item                   | Symbol              | Min. | Тур.      | Max. | Unit |
|------------------------|---------------------|------|-----------|------|------|
| INCK clock frequency   | <b>f</b> INCK       | 8    | 8, 16, 32 | 32   | MHz  |
| INCK low level width   | <b>t</b> WLINCK     | 10   |           |      | ns   |
| INCK high level width  | <b>t</b> WHINCK     | 10   |           |      | ns   |
| INCK Duty              | Duty Potio          | 45   | 50        | 55   | 0/   |
| (Defined as 0.5 x VIF) |                     | 45   | 50        | 55   | /0   |
| INCK Tr                | tr_INCK             |      |           | 5    | ns   |
| INCK Tf                | t <sub>f_INCK</sub> |      |           | 5    | ns   |

# 9-2-1-2 INCK Sine Waveform Input Specifications

IMX556 does not support the "AC coupled connection". Therefore, there is no description of AC characteristics.

# 9-2-2 I2C Serial Communication Block Characteristics

I2C serial communication characteristics are shown below.





| Table 5 | 4 I2C | Serial | Communication | Block \$     | Specification |
|---------|-------|--------|---------------|--------------|---------------|
| 10010 0 |       | 001101 | oominamouton  | <b>DIGON</b> | opoonioanon   |

| Parameter                | Symbol          | Conditions                              | Min.   | Max.               | Unit |
|--------------------------|-----------------|---|--------|--------------------|------|
| Low level input voltage  | VIL             |   | -0.3   | 0.3VIF             | V    |
| High level input voltage | VIH             |   | 0.7VIF | VIFmax + 0.5       | V    |
| Low level output voltage | V <sub>OL</sub> | VIF < 2 V, Sink 3 mA                    | 0      | 0.2V <sub>IF</sub> | V    |
| Output fall time         | t <sub>of</sub> | Load 10 pF – 400 pF,<br>0.7 VIF→0.3 VIF | 6      | 250                | ns   |
| Input current            | h               | 0.1 VIF→0.9 VIF                         | -10    | 10                 | uA   |
| SDA I/O capacitance      | CI/O            |   |        | 10                 | pF   |
| SCL Input capacitance    | Cı              |   |        | 10                 | pF   |

### Table 55 I2C Serial Communication Block AC Specification

| Parameter                                      | Symbol             | Min. | Max. | Unit |
|--|--------------------|------|------|------|
| SCL clock frequency                            | fscl               | 0    | 400  | kHz  |
| Rise time (SDA and SCL)                        | t <sub>R</sub>     | 20   | 300  | ns   |
| Fall time (SDA and SCL)                        | t⊨                 | 6    | 300  | ns   |
| Hold time (start condition)                    | <b>t</b> HDSTA     | 0.6  |      | us   |
| Setup time (repstart condition)                | <b>t</b> susta     | 0.6  |      | us   |
| Setup time (stop condition)                    | tsusto             | 0.6  |      | us   |
| Data setup time                                | t <sub>SUDAT</sub> | 100  |      | ns   |
| Data hold time                                 | <b>t</b> HDDAT     | 0    | 0.9  | us   |
| Bus free time between Stop and Start condition | t <sub>BUF</sub>   | 1.3  |      | us   |
| Low period of the SCL clock                    | t <sub>LOW</sub>   | 1.3  |      | us   |
| High period of the SCL clock                   | tніgн              | 0.6  |      | us   |

# SONY



### 9-2-3 SPI 4-Wire Serial Communication



|--|

| Item                       | Symbol             | Min. | Тур. | Max.   | Unit | Remarks                           |
|----------------------------|--------------------|------|------|--------|------|-----------------------------------|
|                            | f                  | —    | —    | 30     | MHz  | Under Operation                   |
| SCK clock frequency        | ISCK               | —    | —    | INCK/2 | MHz  | During Standby                    |
| XCE input setup time       | tSUXCE             | 5    | —    | —      | ns   |                                   |
| XCE input hold time        | t <sub>HDXCE</sub> | 5    | —    | —      | ns   |                                   |
| XCE High level pulse width | t <sub>WHXCE</sub> | 20   | —    | —      | ns   |                                   |
| SDI input setup time       | tsusdi             | 5    | —    | —      | ns   |                                   |
| SDI input hold time        | t <sub>HDSDI</sub> | 5    | —    | —      | ns   |                                   |
| SDO output delay time      | t <sub>DLSDO</sub> | 0    | _    | 20     | ns   | Output load capacitance:<br>20 pF |

# 9-2-4 Current Consumption

# **Table 57 Current Consumption**

|   | Тур.(*1)        | Max.(*2) | Unit |      |    |
|---|-----------------|----------|------|------|----|
| Full Pixel  | Analog Current  | IANA     | 9.0  | 53   | mA |
| 4phase/frame<br>30fps@depth<br>1ms@Integration time/phase<br>Fmod 100MHz<br>Output: A-B | Digital Current | IDIG     | 60   | 170  | mA |
|   | Mix Current     | ILMX     | 240  | 3900 | mA |
|   | I/O Current     | lif      | 1.7  | 2    | mA |
|   | Analog Current  | IANA     | 0.54 | 2.4  | mA |
| HW/SW   | Digital Current | IDIG     | 0.55 | 60   | mA |
| Stand-by  | Mix Current     | ILMX     | 0.37 | 9    | mA |
|   | I/O Current     | IIF      | 27   | 62   | uA |

\*1. VANA=2.7V, VDIG/VDDLMX=1.2V, VIF=1.8V, Ta=25°C

\*2. VANA=2.8V, VDIG/VDDLMX=1.3V, VIF=1.9V, Tj=-10 to 60°C

### 10. Sensor Characteristics

### **10-1 Sensor Characteristics**

### **Table 58 Sensor Characteristics**

(120fps/1phase, VANA=2.7V, VDIG=1.2V, VDDLMX=1.2V, VIF=1.8V, Tj=60°C)

| Item              | Symbol | Min. | Тур. | Max. | Unit | Measurement<br>Method | Remarks |
|-------------------|--------|------|------|------|------|-----------------------|---------|
| Dark signal       | Vdt    |      |      | 3    | LSB  | 11-3-1                |         |
| DC contrast       | Cmod   | 65   | -    | -    | %    | 11-3-2                |         |
| Saturation signal | Vsat   | 1023 |      |      | LSB  | 11-3-3                |         |

### 10-2 Zone Definition used for specifying sensor characteristics



Figure 66 Zone Definition Diagram

Note: These applied mode A, B, A-B, A+B. A&B is applied for each tap separately "ZONE2D" area is guaranteed the pixel performance.

### 11. Measurement Method for Sensor Characteristics

#### **11-1 Measurement Conditions**

The device operation conditions are at the typical values of the bias.

#### Table 59 Measurement Conditions

| Supply voltage | VANA = 2.7 V, VDIG = 1.2 V, VDDLMX = 1.2 V, VIF = 1.8 V |
|----------------|---|
|----------------|---|

#### **11-2 Definition of Standard Imaging Conditions**

Use light source with IR wavelength 940nm as a subject. The luminous intensity to the sensor receiving surface is adjusted to the signal level shown in each measurement item by the light source output, lens aperture or integration time control by the electronic shutter.

#### 11-3 Measurement Method

#### 11-3-1 Dark Signal

Measure the output difference between the signal output (Va)@6ms integration time and the signal output (Vb)@1ms integration time at the device junction temperature of 60°C and the device in the light-obstructed state, and calculate the signal output at 5 [ms] integration time by them using the following formula. Then, this is Vdt [LSB] normalized with 1ms integration time.

Vdt = (Va - Vb) / 5 [LSB]

#### 11-3-2 DC Contrast

Set the measurement condition to the standard imaging condition III. After adjusting the luminous intensity so that the average value of signal outputs is 520 [LSB]. Measure the number of electrons collected at proper position for each of Tap-A (Q1) and Tap-B(Q2), and substitute the values into the following formula for each case of Tap-A (Q1) and Tap-B (Q2).

Cmod = (Q1 - Q2) / (Q1 + Q2)

#### 11-3-3 Saturation Signal

Set the measurement condition to the standard imaging condition. After adjusting the luminous Intensity to 12 times the intensity with the average value of signal outputs, 388 [LSB] without Dark offset, measure the average value of the pixel signal outputs.

# 12. CRA Characteristics of Recommended Lens

The following figure and table shows the target CRA (chief ray angle) of this sensor.





| Image | Height | Target CRA |
|-------|--------|------------|
| [%]   | [mm]   | [deg.]     |
| 0.0   | 0.00   | 0.0        |
| 10.0  | 0.40   | 3.3        |
| 20.0  | 0.80   | 6.6        |
| 30.0  | 1.20   | 9.8        |
| 40.0  | 1.60   | 13.0       |
| 50.0  | 2.00   | 16.1       |
| 60.0  | 2.40   | 19.1       |
| 70.0  | 2.80   | 22.0       |
| 80.0  | 3.20   | 24.8       |
| 90.0  | 3.60   | 27.5       |
| 100.0 | 4.00   | 30.0       |

# Table 60 Target CRA (values)

# 13. Spot Pixel Specification

### 13-1 Spot Pixel

#### **Table 61 Spot Pixel Specifications**

(VANA = 2.7 V, VDIG = 1.2 V, VIF = 1.8 V, Tj = 60 °C)

| Type of distortion         | Level<br>Note 1) | Maximum distorted pixels in each zone |                                |              | Remarks                |
|----------------------------|------------------|---------------------------------------|--------------------------------|--------------|------------------------|
|                            |                  | Zone 2D                               | Ineffective OB                 | Effective OB |                        |
| Black or white pixels at   | 2004 5 0         |                                       | No evoluction criteric applied |              |                        |
| high light                 | 30% ≧ D          | 6144                                  |                                | na applied   |                        |
| White pixels in the dark   | 268LSB≦D         |                                       | No evaluation criteria applied |              | 1msec integration time |
| Continuous Black or white  | 200% < D         |                                       | No evoluction criteric applied |              |                        |
| pixels at high light       | 30% ≧ D          | 467                                   | No evaluation chiena applied   |              |                        |
| Continuous White pixels in |                  | 407                                   | No evaluation criteria applied |              | 1msec integration time |
| the dark                   | 200L3D≧D         |                                       |                                |              |                        |

Note)

1. D...Spot pixel level.

- 2. Continuous pixels in the horizontal or vertical direction are NG.
- 3. The above chart (hereinafter referred to as the "Spot Pixel Specifications") is the standard only for sorting image sensor products in this specification book (hereinafter referred to as the "PRODUCTS") before shipment from a manufacturing factory. Sony Semiconductor Solutions Corporation and its distributors (collectively hereinafter referred to as the "Seller") disclaim and will not assume any liability even if actual number of distorted pixels of the PRODUCTS delivered to you exceeds the maximum number set forth in the Spot Pixel Specifications. You are solely liable for any claim, damage or liability arising from or in connection with such distorted pixels. If the Seller separately has its own product warranty program for the PRODUCTS (the "Program"), the conditions in this specification book shall prevail over the Program and the Seller shall not assume any liability under the Program to the extent there is contradiction.

#### 13-2 Single Defect Pixel

The following figure shows spot defect pixel. One pixel has two storage nodes and can output both through MIPI if register set to Dual Data output mode. Either A or B or both are counted as 1 defect. Defects are either under "Black or white pixels at high light" or "White pixels in the dark".



Figure 68 Spot Defect Pixel

#### 13-2-1 Black or White Pixels at High Light

After adjusting the average value of the pixel signal output to 520 LSB, measure the local dip point (black pixel at high light, VXB) and peak point (white pixel at high light, VXK) in the pixel A/B signal output Vx (x = A/B), and substitute the values into the following formula.

 $D_{K}$ (White Pixel level) = ( $V_{XK}/\overline{V_{X}}$ ) x 100[%]

 $D_B(Black Pixel level) = (V_{XB}/\overline{V_X}) \times 100[\%]$ 



Figure 69 Measurement Method for Spot Pixels

#### 13-2-2 White Pixels in the Dark

Set the device to a dark setting and measure the local peak point of the signal output waveform using the average value of the dark signal output as a reference.

### 14. Notice on White Pixels Specifications

After delivery inspection of CMOS image sensors, particle radiation such as cosmic rays etc. may distort pixels of CMOS image sensors, and then distorted pixels may cause white point effects in dark signals in picture images. (Such white point effects shall be hereinafter referred to as "White Pixels".)

Unfortunately, it is not possible with current scientific technology for CMOS image sensors to prevent such White Pixels. It is recommended that when you use CMOS image sensors, you should consider taking measures against such White Pixels, such as adoption of automatic compensation systems for White Pixels in dark signals and establishment of quality assurance standards.

Unless the Seller's liability for White Pixels is otherwise set forth in an agreement between you and the Seller, Sony Semiconductor Solutions Corporation or its distributors (hereinafter collectively referred to as the "Seller") will, at the Seller's expense, replace such CMOS image sensors, in the event the CMOS image sensors delivered by the Seller are found to be to the Seller's satisfaction, to have over the allowable range of White Pixels as set forth above under the heading "Spot Pixels Specifications", within the period of three months after the delivery date bf such CMOS image sensors from the Seller to you; provided that the Seller disclaims and will not assume any liability after you have incorporated such CMOS image sensors into other products.

Please be aware that Seller disclaims and will not assume any liability for (1) CMOS image sensors fabricated, altered or modified after delivery to you, (2) CMOS image sensors incorporated into other products, (3) CMOS image sensors shipped to a third party in any form whatsoever, or (4) CMOS image sensors delivered to you over three months ago. Except the above mentioned replacement by Seller, neither Sony Semiconductor Solutions Corporation nor its distributors will assume any liability for White Pixels. Please resolve any problem or trouble arising from or in connection with White Pixels at your costs and expenses.

#### [For Your Reference] The Annual Number of White Pixels Occurrence

The chart below shows the predictable data on the annual number of White Pixels occurrence in a single-story building in Tokyo at an altitude of 0 meters. It is recommended that you should consider taking measures against the annual White Pixels, such as adoption of automatic compensation systems appropriate for each annual number of White Pixels occurrence.

The data in the chart is based on records of past field tests, and signifies estimated number of White Pixels calculated according to structures and electrical properties of each device. Moreover, the data in the chart is for your reference purpose only, and is not to be used as part of any CMOS image sensor specifications.

#### Example of Annual Number of Occurrence

| White Pixel Level (in case of integration time = 1/30 s)<br>(Tj = $60$ °C) | Annual number of occurrence |  |  |
|--|-----------------------------|--|--|
| 5.6 mV or higher   | 18 pcs                      |  |  |
| 10.0 mV or higher  | 10 pcs                      |  |  |
| 24.0 mV or higher  | 4 pcs                       |  |  |
| 50.0 mV or higher  | 2 pcs                       |  |  |
| 72.0 mV or higher  | 1 pcs                       |  |  |

- Note 1) The above data indicates the number of White Pixels occurrence when a CMOS image sensor is left for a year.
- Note 2) The annual number of White Pixels occurrence fluctuates depending on the CMOS image sensor storage environment (such as altitude, geomagnetic latitude and building structure), time (solar activity effects) and so on. Moreover, there may be statistic errors. Please take notice and understand that this is an example of test data with experiments that have being conducted over a specific time period and in a specific environment.
- Note 3) This data does not guarantee the upper limits of the number of White Pixels occurrence.

Material\_No.03-0.0.10

# 15. Note on Handling

#### 1. Static charge prevention

Image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- (1) Either handle bare handed or use non-chargeable gloves, clothes or material.
  - Also use conductive shoes.
- (2) Use a wrist strap when handling directly.
- (3) Install grounded conductive mats on the floor and working table to prevent the generation of static electricity.
- (4) Ionized air is recommended for discharge when handling image sensors.
- (5) For the shipment of mounted boards, use boxes treated for the prevention of static charges.

#### 2. Protection from dust and dirt

Image sensors are packed and delivered with care taken to protect the element glass surfaces from harmful dust and dirt. Clean glass surfaces with the following operations as required before use.

- (1) Perform all lens assembly and other work in a clean environment (class 1000 or less).
- (2) Do not touch the glass surface with hand and make any object contact with it. If dust or other is stuck to a glass surface, blow it off with an air blower. (For dust stuck through static electricity, ionized air is recommended.)
- (3) Clean with a cotton swab with ethyl alcohol if grease stained. Be careful not to scratch the glass.
- (4) Keep in a dedicated case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- (5) When a protective tape is applied before shipping, remove the tape applied for electrostatic protection just before use. Do not reuse the tape.

#### 3. Installing (attaching)

- (1) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the bottom of the package. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.
- (2) The adhesive may cause the marking on the rear surface to disappear.
- (3) If metal, etc., clash or rub against the package surface, the package may chip or fragment and generate dust.
- (4) Acrylate anaerobic adhesives are generally used to attach this product. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives to hold the product in place until the adhesive completely hardens. (Reference)
- (5) Note that the sensor may be damaged when using ultraviolet ray and infrared laser for mounting it.

#### 4. Reflow soldering conditions

The following items should be observed for reflow soldering.

(1) Recommended temperature profile for reflow soldering

| Control item             | Profile (at part side surface)           |
|--------------------------|--|
| 1. Preheating            | 150 to 180 °C<br>60 to 120 s             |
| 2. Temperature up (down) | +4 °C/s or less (- 6 °C/s or less)       |
| 3. Reflow temperature    | Over 230 °C<br>10 to 30 s<br>Max. 5 °C/s |
| 4. Peak temperature      | Max. 240 ± 5 °C                          |



- (2) Reflow conditions
  - (a) Make sure the temperature of the upper surface of the seal glass resin adhesive portion of the package does not exceed 245 °C.
  - (b) Perform the reflow soldering only one time.
  - (c) Finish reflow soldering within 72 h after unsealing the degassed packing. Store the products under the condition of temperature of 30 °C or less and humidity of 70 % RH or less after unsealing the package.
  - (d) Perform re-baking only one time under the condition at 125 °C for 24 h.
  - (e) Note that condensation on glass or discoloration on resininterfaces may occur if the actual temperature and time exceed the conditions mentioned above.
- (3) Others
  - (a) Carry out evaluation for the solder joint reliability in your company.
  - (b) After the reflow, the paste residue of protective tape mayremain around the seal glass.
    - (The paste residue of protective tape should be ignored except remarkable one.)
  - (c) Note that X-ray inspection may damage characteristics of the sensor.

#### 5. Others

- (1) Do not expose to strong light (sun rays) for long periods, as the color filters of color devices will be discolored.
- (2) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or use in such conditions.
- (3) This product is precision optical parts, so care should be taken not to apply excessive mechanical shocks or force.
- (4) Note that imaging characteristics of the sensor may be affected when approaching strong electromagnetic wave or magnetic field during operation.
- (5) Note that image may be affected by the light leaked to optical black when using an infrared cut filter that has transparency in near infrared ray area during shooting subjects with high luminance.

Material\_No.14-0.0.9

### 16. Marking



Note:Following characters enter into "Y", and Z". (No Au coat) Y:In English upper case character, One character Z:Number, single number

# 17. Package Information



88