## LR38603

## DESCRIPTION

The LR38603 is a CMOS digital signal processor for color CCD video camera systems of $270 \mathrm{k} / 320 \mathrm{k} /$ 410 k/470 k-pixel CCDs with complementary color filters. The video camera system consists of CDS/PGA/ADC IC (IR3Y48A1), DSP IC (LR38603) and $V$ driver IC (LR36685) with CCD.

## FEATURES

- Designed for 1/4-type 270 k/320 k/410 k/470 kpixel color CCDs with Mg, G, CY, and Ye complementary color filters
- Switchable between NTSC and PAL modes
- Built-in signal generation circuit for driving CCD and various pulses for TV signals
- Parameters for camera signal processing can be set
- Built-in auto exposure control
- Built-in auto white balance control
- Built-in auto carrier balance control
- Built-in drive circuit for 2 K-bit EEPROM
- Built-in 9-bit D/A converter
- Built-in mirror image output
- Built-in circuit to reduce line crawl noise
- Built-in auto white detect correction
- YUV digital output (8 bits $\times 2$ )
- UYVY digital output (8 bits $\times 1$ )
- Analog video output
- External clock input (8 fsc)
- Built-in vertical reset
- Built-in horizontal reset
- Single +3.3 V power supply
- Package :

80-pin LQFP (P-LQFP080-1212) 0.5 mm pin-pitch

## Digital Signal Processor for Color CCD Cameras

For the latest data sheet, please visit www.sunnywale.com


PIN CONNECTIONS

80-PIN LQFP
TOP VIEW

(P-LQFP080-1212)

## BLOCK DIAGRAM



PIN DESCRIPTION

| PIN NO. | SYMBOL | 10 SYMBOL | POLARITY | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| 1 | ACL | ICSU |  | All reset |
| 2 | CKI | OSCI | $\checkmark \square$ | Input for reference clock oscillator Connect to CKO (pin 3) with R. NTSC : 28.63636 MHz PAL : 28.375 MHz |
| 3 | CKO | OSCO | $\square$ | Output for reference clock oscillator. The output is the inverse of CKI (pin 2). |
| 4 | Vdd | - |  | Power supply input (+3.3 V) |
| 5 | GND | - |  | Ground |
| 6 | ADCK | OBF4M | $\_\downarrow$ | Clock output for A/D converter Connect to ADCK of IR3Y48A1. |
| 7 | SCK | OBF4M | - | Clock output for setting parameter of IR3Y48A1 |
| 8 | SDATA | OBF4M | X | Serial data output for setting parameter of IR3Y48A1 |
| 9 | ADI9 | IC |  | Digital signal input (MSB) |
| 10 | ADI8 | IC | - | Digital signal input |
| 11 | ADI7 | IC | X | Digital signal input |
| 12 | ADI6 | IC | X | Digital signal input |
| 13 | ADI5 | IC | X | Digital signal input |
| 14 | ADI4 | IC | X | Digital signal input |
| 15 | VdD | - |  | Power supply input (+3.3 V) |
| 16 | GND | - |  | Ground |
| 17 | ADI3 | IC |  | Digital signal input |
| 18 | ADI2 | IC |  | Digital signal input |
| 19 | ADI1 | IC | - | Digital signal input |
| 20 | ADIo | IC | - | Digital signal input (LSB) |
| 21 | OBCP | OBF4M | 】 | Clamp pulse output for optical black |
| 22 | ADCLP | OBF4M | ] | Clamp pulse output |
| 23 | BLKX | OBF4M | ] | Blanking pulse output |
| 24 | EEPDA | IO4MU | $X$ | Data input from EEPROM <br> Connect to a data output pin of EEPROM. <br> When setting internal register from an external device, use EEPCK, EEPFL and EEPSL together with EEPDA. This pin is for serial data input. |
| 25 | GND | - |  | Ground |
| 26 | VdD | - |  | Power supply input (+3.3 V) |
| 27 | EEPCK | IO4MSU | $\checkmark \square$ | Clock output for EEPROM <br> Connect to clock input of EEPROM. <br> When setting internal register from external device, this pin is used as serial clock. |
| 28 | EEPFL | ICU | $X$ | Control for setting internal register from an external device Usually used at H level. |
| 29 | EEPSL | ICD | $X$ | Control for setting internal register from external device Usually used at L level. <br> When setting register, set EEPSL at H level. |


| PIN NO. | SYMBOL | IO SYMBOL | POLARITY |  |
| :--- | :--- | :---: | :---: | :--- |
| 30 | WB1 | IO4MD |  | WB setting. Use together with WB1 and WB2 <br> 00 (WB2, WB1) : Auto white balance 01 : WB1 mode 10 : WB2 mode <br> $11:$ WB3 mode <br> These pins are 0 bit (WB1) and 1st-bit (WB2) of UV output in output digital YUV <br> mode. |
| 31 | WB2 | IO4MD |  |  |
| 32 | MIR | IO4MD |  | Setting for mirroring video output mode <br> L : Normal H : Mirroring <br> This pin is 2nd-bit of UV output in output digital YUV mode. |
| 33 | BLC | IO4MD |  | Switching internal register for exposure-standard <br> This pin is 3rd-bit of UV output in digital output mode. |
| 34 | GNDDA | - |  | Ground for internal D/A converter |


| PIN NO． | SYMBOL | 10 SYMBOL | POLARITY | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| 55 | VdD | － |  | Power supply input（＋3．3 V） |
| 56 | Y4 | OBF4M | X | Digital video signal output <br> Use together with $\mathrm{Y}_{7}$（MSB）to $\mathrm{Y}_{0}$（LSB）． <br> UYVY signal or illumination signal output（according to the register） |
| 57 | Y5 | OBF4M |  |  |
| 58 | Y6 | OBF4M | X |  |
| 59 | Y7 | OBF4M | X |  |
| 60 | HD | OBF4M | 」 | Horizontal drive pulse output <br> It is able to select horizontal drive pulse for drive timing and video output timing from BELL pulse，HREF pulse and $L$ level． <br> BELL pulse ：The signal that goes to H level 1 time per 1 field． |
| 61 | VD | OBF4M | 几 | Vertical drive pulse output <br> It is able to select from VD，CSYNC and VS outputs for drive timing and video output timing． |
| 62 | V1x | OBF4M | $\square$ | CCD vertical drive pulse output Connect each pin to CCD via V driver IC． |
| 63 | V2x | OBF4M | 几 |  |
| 64 | $V_{3 x}$ | OBF4M | Г |  |
| 65 | V4x | OBF4M | ■ |  |
| 66 | VdD | － |  | Power supply input（＋3．3 V） |
| 67 | GND | － |  | Ground |
| 68 | VH1x | OBF4M | 】 | Pulse output for reading charges Connect each pin to CCD via V driver IC． |
| 69 | VH3x | OBF4M | 】 |  |
| 70 | OFDX | OBF4M | ］ | OFD pulse output．Connect each pin to CCD via V driver IC． |
| 71 | VDD | － |  | Power supply input（＋3．3 V） |
| 72 | GND | － |  | Ground |
| 73 | FR | OBF12M | ］ | Reset pulse output．Connect each pin to CCD via capacitor． |
| 74 | $\mathrm{FH}_{1}$ | OBF12M | $\square$ | Horizontal transmit pulse output |
| 75 | FH 2 | OBF12M | $\square$ | Connect to CCD． |
| 76 | VdD | － |  | Power supply input（＋3．3 V） |
| 77 | GND | － |  | Ground |
| 78 | RS | OBF4M | U | Pulse output for sample hold When using IR3Y48A1，connect to CSN pin for parameter setting． |
| 79 | FS | OBF4M | 】 | Pulse output for sample hold |
| 80 | FCDS | OBF4M | $\square$ | Pulse output for sample hold |

IC ：Input pin
ICU ：Input pin with pull－up resistor
ICD ：Input pin with pull－down resistor
ICSU ：Schmidt input pin with pull－up resistor
DAI ：Input pin for D／A converter
OSCI ：Input pin for oscillation
OBF4M ：Output pin
OBF12M ：Output pin

DAO ：Output pin for D／A converter
OSCO ：Output pin for oscillation
IO4MU ：Input／output pin with pull－up resistor
IO4MD ：Input／output pin with pull－down resistor
IO4MSU ：Input／output pin with pull－down resistor（schmidt input）

DSP REGISTER TABLE

| ADDRESS | NAME | BIT | CONTENTS |
| :---: | :---: | :---: | :---: |
| 00h | STOP_EEPROM | [7:0] | Stop reading from EEPROM only when EEPROM data is FF. |
| 01h | LPF_TH | [7] | H : Luminance signal processing without LPF (when using B/W CCD) |
|  | CCD_SEL | [6:5] | $00: 270 \mathrm{k}$ pixel CCD (NTSC) 01 : 410 k pixel CCD (NTSC) <br> $10: 320 \mathrm{k}$ pixel CCD (PAL) $\quad 11: 470 \mathrm{k}$ pixel CCD (PAL) |
|  | ADTI | [4:3] | Input data timing adjustment <br> 00 : Reference $01: 1$ clock delay $10: 1$ clock forward $11: 2$ clocks forward |
|  |  | [2] | 1 : Latch with inverted clock |
|  | SEL_CDS | [1:0] | Fixed to 1X (IR3Y48A1) |
| 02h | NI | [6] | 0 : Interlace 1: Non-interlace |
|  | MODE_OUT_SIG | [5:3] | Select output mode. <br> 000 : Analog video output EXCKI : Vertical reset pulse input <br> 001: Analog video output EXCKI : 8 fsc clock input <br> EEMD2 : Horizontal reset pulse input EEMD3 : Vertical reset pulse input 010 : Analog video output EEMD2 : Horizontal reset pulse input EEMD3 : Vertical reset pulse input <br> 100 : YUV digital video output: Clock rate of video data pixel-CK <br> 101 : YUV digital video output: Clock rate of video data EXCKI <br> 110 : UYVY digital video output: Clock rate of video data EXCKI 011, 111 are prohibited. |
|  | START_EE | [2] | Shutter speed at power-on 0: minimum 1: maximum |
|  | AGC_FIX | [1] | PGA control 0:Auto 1:Fixed |
|  | OB_SEL | [0] | Carrier balance control 0 : Auto $1:$ Fixed |
| 03h | HD_SEL | [6:5] | Select output signal from HD pin <br> 00 : HD output (CCD drive timing) 01 : HD output (video output timing) <br> 10 : BELL pulse (in analog video output), HREF (in digital video output) <br> 11 : Fixed to L level |
|  | VD_SEL | [4:3] | Select output signal from VD pin <br> 00 : VD output (CCD drive timing) 01 : VD output (video output timing) <br> 10 : Fixed to L level (in analog video output), VS (in digital video output) <br> 11 : Fixed to L level (in analog video output), CSYNC (in digital video output) |
|  | DCK1_SEL | [2:1] | Select output signal from DCK1 pin (in analog video output) 00 : CSYNC 01: CBLNK 1X: Fixed to L level |
|  | DCK2_SEL | [0] | Select output signal from DCK2 pin (in analog video output) 0 : Fluorescent signal 1 : Fixed to L level |
| 04h | SW_CTRL | [7:0] | Electronic shutter control (EEMDS, EEMD1, EEME2, EEMD3), mirror video output (MIR [MSB]), internal register for exposure-standard (BLC) and white balance (WB2, WB1 [LSB]) are set when selecting digital output mode with MODE_OUT_SIG (address 02h). <br> Shutter control of EEMD2 and EEMD3 is set by the register of SW_CTRL and that of EEMDS and EEMD1 is set by pin 41 and pin 42 when setting "001" and "010" with MODE_OUT_SIG (address 02h). |


| ADDRESS | NAME | BIT | CONTENTS |
| :---: | :---: | :---: | :---: |
| 05h | MIN_SH_SEL | [7] | Select minimum shutter speed $0: 1 / 60 \mathrm{~s}(1 / 50 \mathrm{~s}) 1: 1 / 100 \mathrm{~s}(1 / 120 \mathrm{~s})$ |
|  | MAX_SH | [6:0] | Restriction in maximum shutter speed (When EEMDS, EEMD1, EEMD2, EEMD3 $=4$ ' b1110) |
| 06h | REF_IRIS1 | [7:0] | Reference of exposure |
| 07h | CTLD_AGC | [7:0] | Outside range of error of exposure reference (Hysteresis range of IRIS and PGA tweaking range) |
| 08h | CTLD_0 | [7:0] | Inside range of error of exposure reference (Exposure control is stopped in REF_IRIS $\pm$ CTLD_0) |
| 09h | REF_IRIS2 | [7:0] | Exposure reference in condition against light (When BLC = H) |
| OAh | CLIP_IRIS | [7:0] | Ceiling clip in accumulate exposure data |
| OBh | UW_E1 | [7:0] | Downward weight factor 1 in calculation of exposure. (upper of screen) |
| 0Ch | UW_E2 | [7:0] | Downward weight factor 2 in calculation of exposure. |
| ODh | UW_E3 | [7:0] | Downward weight factor 3 in calculation of exposure. |
| OEh | UW_E4 | [7:0] | Downward weight factor 4 in calculation of exposure. |
| 0Fh | UW_E5 | [7:0] | Downward weight factor 5 in calculation of exposure. |
| 10h | UW_E6 | [7:0] | Downward weight factor 6 in calculation of exposure. |
| 11h | UW_E7 | [7:0] | Downward weight factor 7 in calculation of exposure. |
| 12h | UW_E8 | [7:0] | Downward weight factor 8 in calculation of exposure. (lower of screen) Sum of UW_E1 to UW_E8 must be 256d. |
| 13h | CW_E | [6:0] | Ratio of downward IRIS against center |
| 14h | CWP_E | [5:0] | Center point, position of left-upper area. |
| 15h | CWA_E | [5:0] | Center point, size of area. |
| 16h | EE_DIV_STP | [6:4] | Select dividing value of shutter speed control. |
|  | LPFE_O | [3:2] | Select LPF of IRIS data in PGA normal adjustment. |
|  | LPFE_I | [1:0] | Select LPF of IRIS data in PGA tweak. |
| 17h | P_HEE | [7:0] | Ratio of luminance H peak of IRIS data |
| 18h | P_LEE | [7:0] | Ratio of luminance L peak of IRIS data |
| 19h | MOD8 | [4] | Select peak accumulation. 0: Avg. of 8 pixels 1: Avg. of 4 pixels |
|  | IRIS_DLY | [3:2] | Reduction of IRIS control in normal operation. <br> 00 : Operating always <br> 01 : Operating each 2VD timing <br> 10 : Operating each 4VD timing <br> 11 : Operating each 8VD timing |
|  | IRIS_DLY | [1:0] | Reduction of IRIS control in PGA tweak. <br> 00 : Operating always <br> 01 : Operating each 2VD timing <br> 10 : Operating each 4 VD timing 11 : Operating each 8VD timing |
| 1Ah | AG_DIV_STP | [7:5] | Select dividing value of PGA control. |
|  | AG_GAIN | [4:0] | Number of steps in PGA gain |
| 1Bh | MAX_AGC | [7:0] | Upper limitation of PGA control. |
| 1Ch | REF_AGC | [7:0] | Lower limitation of PGA control (initial value of PGA at power-on). |
| 1Dh | S_38M_GA | [7:0] | Fixed PGA gain [7:0 (LSB) ] |
| 1Eh | S_38M_GA_U | [3] | Fixed PGA gain when using IR3Y48A1 [8 (MSB)] |
|  | S_38M_MX | [2:0] | IR3Y48A1 minimum gain [1:0] $00: 0 \quad 01:+6 \mathrm{~dB} \quad 10:+12 \mathrm{~dB} \quad 11:-2 \mathrm{~dB}$ |


| ADDRESS | NAME | BIT | CONTENTS |
| :---: | :---: | :---: | :---: |
| 1Fh | S_38M_OFS | [7] | Offset auto adjustment. <br> 0 : Auto 1 : Fixed (when using IR3Y48A1) |
|  |  | [6:0] | Factor in fixed offset mode Fixed to 40h when using IR3Y48A1. |
| 20h | CSEPR | [7:0] | R side factor of color separation (positive value) |
| 21h | CSEPB | [7:0] | B side factor of color separation (positive value) |
| 22h | CB_R | [7:0] | R side factor of carrier balance (complement of 2) |
| 23h | CB_B | [7:0] | B side factor of carrier balance (complement of 2) |
| 24h | C_GAM | [5:3] | Select characteristics of color gamma. |
|  | YL_SEL | [2: 1] | Manner of YL signal production ([2: 1]) 00 : Avg. of 3 lines 01 : Each R, B line 1X: Fixed ratio |
|  | C1_RB_SEL | [0] | Manner of RG signal production <br> 0 : Use color separation factor (address 20h, 21h) <br> 1 : Use fixed color separation factor. |
| 25h | MODE_MAT | [7] | Matrix factor 0 : Unsigned 1: Signed |
|  | LC_ON_RB | [6] | 1 : Operation against line crawl in color processing. |
|  | YL_SUB | [5] | 1 : Set YL to 0 in chrominance generation. |
|  | UV_CTRL1 | [4] | Switch order of UV digital output |
|  | SEL_RB | [3] | Swap $R$ and $B$ after color separation. |
|  | SEL_RB2 | [2] | Swap R - Y and B - Y in output |
|  | SPCTRL | [1] | Switch attributes of SP1 and SP2. |
|  | IDCO | [0] | Switch attribute of color separation HG. |
| 26h | MAX_WBR | [7:0] | Upper limit of R side range of AWB gain (9 bits data which includes 1 at LSB) |
| 27h | MIN_WBR | [7:0] | Lower limit of $R$ side range of AWB gain (9 bits data which includes 1 at LSB) |
| 28h | MAX_WBB | [7:0] | Upper limit of B side range of AWB gain (9 bits data which includes 1 at LSB) |
| 29h | MIN_WBB | [7:0] | Lower limit of B side range of AWB gain (9 bits data which includes 1 at LSB) |
| 2Ah | JMP_OFF | [4] | 0 : Normal 1: Suppress AWB skipping |
|  | AWB_HIGH | [3] | 0 : Normal 1: Force fast processing in small frame |
|  | MAX_IQAREA | [2] | 0 : Address 36h to 3Dh 1: Fix WB frame to maximum. |
|  | IQ_LPF | [1:0] | Select LPF of AWB I, Q. 00 : Avg. of 4 V 01 : Avg. of 2 V 1 X : Non |
| 2Bh | K_WBR_H | [7:0] | $R$ side multiplier of capture speed in AWB fast processing. |
| 2Ch | K_WBB_H | [7:0] | B side multiplier of capture speed in AWB fast processing. |
| 2Dh | CMP_CT | [7:0] | Number of operations of white balance (each CMP_CT x VD timing) |
| 2 Eh | AWB_HCL | [7:0] | Initial value of AWBHCL |
| 2Fh | AWB_LCL | [7:0] | Initial value of AWBLCL |
| 30h | REF_WBPK | [7:0] | Reference data in calculation of intercept level of AWB accumulated luminance |
| 31h | K_CL | [7:0] | H peak ratio in calculation of intercept level of AWB accumulated luminance |
| 32h | K_WBCL | [7:0] | Multiplier in calculation of intercept level of AWB accumulated luminance |
| 33h | INT_I_R_Y | [7] | AWB detected data $0: I, Q \quad 1: R-Y, B-Y$ |
|  | CW_IQ | [6:0] | Ratio of AWB weighted center and downward. |


| ADDRESS | NAME | BIT | CONTENTS |
| :---: | :---: | :---: | :---: |
| 34h | CWPA_IQ | [7:0] | Position and area of AWB center. |
| 35h | CTLD_AW0 | [7:0] | Reset range of WB frame (compared with IRIS) |
| 36h | AWB_IP_L | [7:0] | Outside, I-axis positive of AWB detect area (in fast processing) |
| 37h | AWB_IM_L | [7:0] | Outside, l-axis negative of AWB detect area (in fast processing) |
| 38h | AWB_QP_L | [7:0] | Outside, Q-axis positive of AWB detect area (in fast processing) |
| 39h | AWB_QM_L | [7:0] | Outside, Q-axis negative of AWB detect area (in fast processing) |
| 3Ah | AWB_IP_S | [7:0] | Inside, l-axis positive of AWB detect area (in normal processing) |
| 3Bh | AWB_IM_S | [7:0] | Inside, I-axis negative of AWB detect area (in normal processing) |
| 3Ch | AWB_QP_S | [7:0] | Inside, Q-axis positive of AWB detect area (in normal processing) |
| 3Dh | AWB_QM_S | [7:0] | Inside, Q-axis negative of AWB detect area (in normal processing) |
| 3Eh | AWB_IW_L | [6:0] | White area, l-axis, outside (for hysteresis). |
| 3Fh | AWB_QW_L | [6:0] | White area, Q-axis, outside (for hysteresis). |
| 40h | AWB_IW_S | [7:4] | White area, I-axis, inside (for targeted white area). |
|  | AWB_QW_S | [3:0] | White area, Q-axis, inside (for targeted white area). |
| 41h | AWB_C_I | [7:4] | WB convergence orientation, I-axis coordinate (complement of 2) |
|  | AWB_C_Q | [3:0] | WB convergence orientation, Q-axis coordinate (complement of 2) |
| 42h | WBR1 | [7:0] | WB1 R side constant (9 bits data which includes 0 at MSB) |
| 43h | WBB1 | [7:0] | WB1 B side constant ( 9 bits data which includes 0 at MSB) |
| 44h | WBR2 | [7:0] | WB2 R side constant (9 bits data which includes 0 at MSB) |
| 45h | WBB2 | [7:0] | WB2 B side constant (9 bits data which includes 0 at MSB) |
| 46h | WBR3 | [7:0] | WB3 R side constant (9 bits data which includes 0 at MSB) |
| 47h | WBB3 | [7:0] | WB3 B side constant (9 bits data which includes 0 at MSB) |
| 48h | REF_GA_R1M | [7:0] | Chrominance gain of $R$ - $Y$ negative direction when WB1 is fixed or autocontrolled (present WBR factor $\leq$ WBR1). |
| 49h | REF_GA_B1M | [7:0] | Chrominance gain of $B-Y$ negative direction when WB1 is fixed or autocontrolled (present WBR factor $\leq$ WBR1). |
| 4Ah | REF_GA_R1P | [7:0] | Chrominance gain of $R-Y$ positive direction when WB1 is fixed or autocontrolled (present WBR factor $\leq$ WBR1). |
| 4Bh | REF_GA_B1P | [7:0] | Chrominance gain of $\mathrm{B}-\mathrm{Y}$ positive direction when WB1 is fixed or autocontrolled (present WBR factor $\leq$ WBR1). |
| 4Ch | REF_GA_R2M | [7:0] | Chrominance gain of $R$ - $Y$ negative direction when WB2 is fixed or autocontrolled (present WBR factor $\leq$ WBR2). |
| 4Dh | REF_GA_B2M | [7:0] | Chrominance gain of $B-Y$ negative direction when WB2 is fixed or autocontrolled (present WBR factor $\leq$ WBR2). |
| 4Eh | REF_GA_R2P | [7:0] | Chrominance gain of $R-Y$ positive direction when WB2 is fixed or autocontrolled (present WBR factor $\leq$ WBR2). |
| 4Fh | REF_GA_B2P | [7:0] | Chrominance gain of $\mathrm{B}-\mathrm{Y}$ positive direction when WB2 is fixed or autocontrolled (present WBR factor $\leq$ WBR2). |
| 50h | REF_GA_R3M | [7:0] | Chrominance gain of $R$ - $Y$ negative direction when $W B 3$ is fixed or autocontrolled (present WBR factor $\leq$ WBR3). |
| 51h | REF_GA_B3M | [7:0] | Chrominance gain of $B-Y$ negative direction when WB3 is fixed or autocontrolled (present WBR factor $\leq$ WBR3). |


| ADDRESS | NAME | BIT | CONTENTS |
| :---: | :---: | :---: | :---: |
| 52h | REF_GA_R3P | [7:0] | Chrominance gain of $R-Y$ positive direction when WB3 is fixed or autocontrolled (present WBR factor $\leq$ WBR3). |
| 53h | REF_GA_B3P | [7:0] | Chrominance gain of $B-Y$ positive direction when WB3 is fixed or autocontrolled (present WBR factor $\leq$ WBR3). |
| 54h | K_GA_R1M | [6:0] | Chrominance gain slope of $R-Y$ negative direction in WB auto control (WBR1 < present WBR < WBR2) |
| 55h | K_GA_B1M | [6:0] | Chrominance gain slope of $B-Y$ negative direction in WB auto control (WBR1 < present WBR < WBR2) |
| 56h | K_GA_R1P | [6:0] | Chrominance gain slope of $R-Y$ positive direction in WB auto control (WBR1 < present WBR < WBR2) |
| 57h | K_GA_B1P | [6:0] | Chrominance gain slope of $B-Y$ positive direction in WB auto control (WBR1 < present WBR < WBR2) |
| 58h | K_GA_R2M | [6:0] | Chrominance gain slope of $\mathrm{R}-\mathrm{Y}$ negative direction in WB auto control (WBR2 < present WBR < WBR3) |
| 59h | K_GA_B2M | [6:0] | Chrominance gain slope of $B-Y$ negative direction in WB auto control (WBR2 < present WBR < WBR3) |
| 5Ah | K_GA_R2P | [6:0] | Chrominance gain slope of $R-Y$ positive direction in WB auto control (WBR2 < present WBR < WBR3) |
| 5Bh | K_GA_B2P | [6:0] | Chrominance gain slope of $B-Y$ positive direction in WB auto control (WBR2 < present WBR < WBR3) |
| 5Ch | REF_MAT_R1M | [5:0] | Matrix correction factor of $\mathrm{R}-\mathrm{Y}$ negative direction when WB1 is fixed or autocontrolled (present WBR factor $\leq$ WBR1). |
| 5Dh | REF_MAT_B1M | [5:0] | Matrix correction factor of $\mathrm{B}-\mathrm{Y}$ negative direction when WB1 is fixed or autocontrolled (present WBR factor $\leq$ WBR1). |
| 5Eh | REF_MAT_R1P | [5:0] | Matrix correction factor of $R-Y$ positive direction when $W B 1$ is fixed or autocontrolled (present WBR factor $\leq$ WBR1). |
| 5Fh | REF_MAT_B1P | [5:0] | Matrix correction factor of $B-Y$ positive direction when $W B 1$ is fixed or autocontrolled (present WBR factor $\leq$ WBR1). |
| 60h | REF_MAT_R2M | [5:0] | Matrix correction factor of $R-Y$ negative direction when $W B 2$ is fixed or autocontrolled (present WBR factor = WBR2). |
| 61h | REF_MAT_B2M | [5:0] | Matrix correction factor of $\mathrm{B}-\mathrm{Y}$ negative direction when WB 2 is fixed or autocontrolled (present WBR factor $=$ WBR2). |
| 62h | REF_MAT_R2P | [5:0] | Matrix correction factor of $R-Y$ positive direction when WB2 is fixed or autocontrolled (present WBR factor = WBR2). |
| 63h | REF_MAT_B2P | [5:0] | Matrix correction factor of $B-Y$ positive direction when WB2 is fixed or autocontrolled (present WBR factor = WBR2). |
| 64h | REF_MAT_R3M | [5:0] | Matrix correction factor of $R-Y$ negative direction when WB3 is fixed or autocontrolled (present WBR factor = WBR3). |
| 65h | REF_MAT_B3M | [5:0] | Matrix correction factor of $B-Y$ negative direction when WB3 is fixed or autocontrolled (present WBR factor = WBR3). |
| 66h | REF_MAT_R3P | [5:0] | Matrix correction factor of $R-Y$ positive direction when WB3 is fixed or autocontrolled (present WBR factor = WBR3). |


| ADDRESS | NAME | BIT | CONTENTS |
| :---: | :---: | :---: | :---: |
| 67h | REF_MAT_B3P | [5:0] | Matrix correction factor of $B-Y$ positive direction when WB3 is fixed or autocontrolled (present WBR factor $=$ WBR3). |
| 68h | K_MAT_R1M | [7:0] | Matrix correction slope factor of $R-Y$ negative direction in WB auto control (WBR1 < present WBR < WBR2) |
| 69h | K_MAT_B1M | [7:0] | Matrix correction slope factor of $\mathrm{B}-\mathrm{Y}$ negative direction in WB auto control (WBR1 < present WBR < WBR2) |
| 6Ah | K_MAT_R1P | [7:0] | Matrix correction slope factor of $\mathrm{R}-\mathrm{Y}$ positive direction in WB auto control (WBR1 < present WBR < WBR2) |
| 6Bh | K_MAT_B1P | [7:0] | Matrix correction slope factor of $B-Y$ positive direction in WB auto control (WBR1 < present WBR < WBR2) |
| 6Ch | K_MAT_R2M | [7:0] | Matrix correction slope factor of $\mathrm{R}-\mathrm{Y}$ negative direction in WB auto control (WBR2 < present WBR < WBR3) |
| 6Dh | K_MAT_B2M | [7:0] | Matrix correction slope factor of $\mathrm{B}-\mathrm{Y}$ negative direction in WB auto control (WBR2 < present WBR < WBR3) |
| 6Eh | K_MAT_R2P | [7:0] | Matrix correction slope factor of $\mathrm{R}-\mathrm{Y}$ positive direction in WB auto control (WBR2 < present WBR < WBR3) |
| 6Fh | K_MAT_B2P | [7:0] | Matrix correction slope factor of $\mathrm{B}-\mathrm{Y}$ positive direction in WB auto control (WBR2 < present WBR < WBR3) |
| 70h | CKIL_OFF | [6] | 1: Color killer OFF |
|  | COL_Y | [ $5: 0]$ | Start point of luminance color suppression in maximum PGA gain. |
| 71h | COL_S | [7:0] | Start point of low luminance color suppression (PGA gain). |
| 72h | COL_H | [ $5: 0]$ | Low luminance color suppression gain. |
| 73h | CKI_HCL | [7:0] | Start level of high luminance color suppression. |
| 74h | CKI_LCL | [7:0] | Start level of low luminance color suppression. |
| 75h | CKI_HLGA | [7:4] | High luminance color suppression gain. |
|  |  | [3:0] | Low luminance color suppression gain. |
| 76h | CKI_HLTI | [ $5: 3]$ | Timing adjustment of high luminance color suppression : -2 to +2 |
|  |  | [2:0] | Timing adjustment of low luminance color suppression : -2 to +2 |
| 77h | CKI_HECL | [7:0] | Start point of horizontal edge color suppression. |
| 78h | CKI_EVCL | [7:0] | Start point of vertical edge color suppression. |
| 79h | CKI_EGA | [7:4] | Gain of horizontal edge color suppression. |
|  |  | [3:0] | Gain of vertical edge color suppression. |
| 7Ah | NSUP_R | [7:4] | R - Y signal low level suppression |
|  | NSUP_B | [3:0] | B - Y signal low level suppression |
| 7Bh | LC_ON_YL | [7] | 1 : Execute measure against line crawl in processing luminance signal. |
|  | Y_GAM | [6:4] | Select characteristics of luminance gamma. |
|  | SEL_LPF_Y | [3] | Select characteristics of luminance LPF. |
|  | Y_SEL | [2] | Switch luminance signal processing 0: Use only 1H 1: 3-line process |
|  | VAPT_OFF | [1] | 1: Vertical aperture is OFF |
|  | HAPT_OFF | [0] | 1 : Horizontal aperture is OFF |
| 7Ch | HAPT_SEL | [7] | Switch characteristics of horizontal aperture. $0:(-1+Z 1)(1-\mathrm{Z} 2) \quad 1:(-1+\mathrm{Z} 1)(1-\mathrm{Z} 1)$ |
|  | APT_HTIM | [6:5] | Timing of horizontal aperture : -1 to +1 |
|  | APT_HGA | [4:0] | Initial value of APT_HGA (gain of horizontal edge signal) |


| ADDRESS | NAME | BIT | CONTENTS |
| :---: | :---: | :---: | :---: |
| 7Dh | APT_HCL | [6:0] | Suppression level of horizontal edge signal. |
| 7Eh | APT_VGA | [4:0] | Initial value of APT_VGA (gain of vertical edge signal) |
| 7Fh | APT_VCL | [6:0] | Suppression level of vertical edge signal. |
| 80h | APT_S | [7:0] | Start point of edge signal suppression (PGA gain). |
| 81h | APT_H | [5:0] | Gain of edge signal suppression. |
| 82h | APT_Y | [5:0] | Start point of edge signal suppression in maximum PGA gained luminance. |
| 83h | CKI_HCL2 | [7:0] | Luminance suppression point of high luminance aperture. |
| 84h | CKI_ETI | [6] | Select level of edge signal, used in internal calculation. 1:1/4 times |
|  |  | [5:3] | Delete timing of horizontal edge : -2 to +2 |
|  |  | [2:0] | Delete timing of vertical edge : -2 to +2 |
| 85h | LC_K1 | [7:0] | Difference of 0H, 2H signal allowed level, for judgment of line crawl. |
| 86h | LC_K2 | [7:0] | Difference of R, B signal allowed level, for judgment of line crawl. |
| 87h | LC_MAX | [7:0] | Judgment of luminance level, for judgment of line crawl. |
| 88h | SETUP | [6] | Switch CBLK level. |
|  |  | [5:0] | Adjustment of setup level (complement of 2). |
| 89h | BAS_R | [7] | Sign of burst level R - Y 1:- direction 0 : + direction |
|  |  | [6:0] | Burst level R - Y. |
| 8Ah | BAS_B | [7] | Sign of burst level B-Y 1:- direction 0: + direction |
|  |  | [6:0] | Burst level B - Y (sign + absolute value). |
| 8Bh | OUTGA | [6] | 1 : Mute in encoder. |
|  |  | [5] | 1 : Stop adding SYNC to analog output. |
|  |  | [4:0] | Gain of analog output (1 time at 10h). |
| 8Ch | SYNCLEV | [7:0] | Adjustment of SYNC level. |
| 8Dh | MUTE_OUT | [7] | 1 : Disable output mute at power-on. |
|  |  | [6:0] | Period of mute (MUTE_OUT $\times 2$ vertical period) |
| 8Eh | SEL_FH | [7] | Switch attribute of FH 1: Inverted |
|  | SEL_FR | [6] | Switch attribute of FR 1: Inverted |
|  | SEL_ADCK | [5:3] | ADCK phase adjustment <br> When using $270 \mathrm{k}, 320 \mathrm{k}$-pixel CCDs 000 : standard to 101 : $300^{\circ}$ (delayed from "000" to "101" every $60^{\circ}$.) <br> When using $410 \mathrm{k}, 470 \mathrm{k}$-pixel CCDs 000 : standard to $101: 270^{\circ}$ (delayed from " 000 " to " 101 " every $45^{\circ}$.) |
|  | SEL_FS | [2:0] | FS phase adjustment 000 : standard to $111: 14 \mathrm{~ns}$ delay (delayed from " 000 " to "111" every 2 ns.) |
| 8Fh | SEL_FH2 | [7:6] | FH2 phase adjustment 00 : standard 01:1 ns delay $10: 2$ ns delay $11: 3$ ns delay |
|  | SEL_FCDS | [5:3] | FCDS phase adjustment 000 : standard to 111 : 14 ns delay (delayed from "000" to "111" every 2 ns .) |
|  | SEL_RS | [2:0] | RS phase adjustment 000 : standard to 111: 14 ns delay (delayed from "000" to "111" every 2 ns .) |
| 90h | STANDBY | [6] | 1 : Standby |
|  |  | [5:0] | Period of return from standby (STANDBY x vertical period) |


| ADDRESS | NAME | BIT | CONTENTS |
| :---: | :---: | :---: | :---: |
| 91h | KNEE | [7] | 1 : Invert OBCP clock |
|  | INV_DCK2 | [6] | 1 : Invert DCK2 |
|  | INV_DCK1 | [5] | 1 : Invert DCK ${ }_{1}$ |
|  | BUSY_SEL | [4] | 1 : Reset auto control factor, when EEPSL is at H . |
|  | El_ON_SEL | [3] | 1 : Enable KEI pulse function. |
|  | HRI_SEL | [2] | 1 : Invert HRES (minus attribute) |
|  | VRI_SEL | [1] | 1 : Invert VRES (minus attribute) |
|  | IN_VRES | [0] | Select vertical reset timing. <br> 0 : Reset at CSYNC pulse timing. <br> 1 : Reset at VD pulse timing. |
| 92h | KEI_KEISU | [7:0] | Gain of PGA which produces KEI pulse. |
| 93h | ENCIN_PH | [3] | Latch encoder clock inverted. |
|  |  | [2] | 1 : Enable DFF. |
|  | VARI_ENC | [1:0] | Delay adjustment of addition of luminance and color modulation. <br> (Delay of color signal) <br> $00: 0$ clock delay to $11: 3$ clocks delay (delayed from " 00 " to " 11 " every 1 clock .) 1 clock: Original clock |
| 94h | ANA_VARI | [6:4] | Delay adjustment of addition of luminance and color modulation. <br> (Delay of luminance signal) <br> 101: - 3 clocks delay to 011 : 3 clocks delay (delayed from "101" to "011" <br> every 1 clock.) <br> 1 clock: Pixel CK (complement of 2) |
|  | VARI_Y | [3:0] | Timing adjustment of luminance processing. 1001: -7 clocks delay to 0111 : 7 clocks delay (delayed from "1001" to "0111" every 1 clock.) 1 clock : Pixel CK (complement of 2) |
| 95h | BUNSYU8_SEL | [7] | Output 1/8 of original clock from DCK1. |
|  | TEST | [6] | Test mode. Set 0 in normal operation. <br> (The LR38603 does not read EEPROM and registers are set by serial data.) |
|  | STDBY | [5] | Make D/A converter standby. |
|  | CHG_CKIL | [4] | Swap R and B of color killer. |
|  | CHG_WB | [3] | Swap R and B of white balance. |
|  | CHG_MTX | [2] | Swap R and B of matrix input. |
|  | CHG_CCD4 | [1] | Swap U and V of digital output. |
|  | HG_YL_SEL | [0] | Swap YL line selection for each R and B. |
| 96h | REF_AW | [7:0] | Factor for white detect correction |
| 97h | REF_BW | [7:0] | Factor for white detect correction |
| 98h | REF_CW | [7:0] | Factor for white detect correction |
| 99h | REF_DW | [7:0] | Factor for white detect correction |
| 9Ah | REF_AB | [7:0] | Factor for black detect correction |
| 9Bh | REF_BB | [7:0] | Factor for black detect correction |
| 9Ch | REF_CB | [7:0] | Factor for black detect correction |


| ADDRESS | NAME | BIT | CONTENTS |
| :---: | :---: | :---: | :---: |
| 9Dh | REF_DB | [7:0] | Factor for black detect correction |
| 9Eh | AWNC_SEL | [ $5: 0]$ | ON/OFF control signal for each condition. |
| 9Fh | APT_O_LIM | [7:0] | Limiter of aperture output. |
| AOh | WNOOH | [7:0] | Lower bits of horizontal coordinate 1 of white defect. |
| A1h | WNOOV | [7:0] | Lower bits of vertical coordinate 1 of white defect. |
| A2h | WNOOHV | [3:0] | [3:2] Upper bits of vertical coordinate 1 of white defect. [1:0] Upper bits of horizontal coordinate 1 of white defect. |
| A3h | WN01H | [7:0] | Lower bits of horizontal coordinate 2 of white defect. |
| A4h | WN01V | [7:0] | Lower bits of vertical coordinate 2 of white defect. |
| A5h | WN01HV | [3:0] | [3:2] Upper bits of vertical coordinate 2 of white defect. [1:0] Upper bits of horizontal coordinate 2 of white defect. |
| A6h | WNO2H | [7:0] | Lower bits of horizontal coordinate 3 of white defect. |
| A7h | WNO2V | [7:0] | Lower bits of vertical coordinate 3 of white defect. |
| A8h | WNO2HV | [3:0] | [3:2] Upper bits of vertical coordinate 3 of white defect. [1:0] Upper bits of horizontal coordinate 3 of white defect. |
| A9h | WNO3H | [7:0] | Lower bits of horizontal coordinate 4 of white defect. |
| AAh | WN03V | [7:0] | Lower bits of vertical coordinate 4 of white defect. |
| ABh | WN03HV | [3:0] | [3:2] Upper bits of vertical coordinate 4 of white defect. <br> [1:0] Upper bits of horizontal coordinate 4 of white defect. |
| ACh | WN04H | [7:0] | Lower bits of horizontal coordinate 5 of white defect. |
| ADh | WNO4V | [7:0] | Lower bits of vertical coordinate 5 of white defect. |
| AEh | WN04HV | [3:0] | [3:2] Upper bits of vertical coordinate 5 of white defect. <br> [1:0] Upper bits of horizontal coordinate 5 of white defect. |
| AFh | WN05H | [7:0] | Lower bits of horizontal coordinate 6 of white defect. |
| B0h | WN05V | [7:0] | Lower bits of vertical coordinate 6 of white defect. |
| B1h | WN05HV | [3:0] | [3:2] Upper bits of vertical coordinate 6 of white defect. <br> [1:0] Upper bits of horizontal coordinate 6 of white defect. |
| B2h | WN06H | [7:0] | Lower bits of horizontal coordinate 7 of white defect. |
| B3h | WN06V | [7:0] | Lower bits of vertical coordinate 7 of white defect. |
| B4h | WN06HV | [3:0] | [3:2] Upper bits of vertical coordinate 7 of white defect. [1:0] Upper bits of horizontal coordinate 7 of white defect. |
| B5h | WN07H | [7:0] | Lower bits of horizontal coordinate 8 of white defect. |
| B6h | WN07V | [7:0] | Lower bits of vertical coordinate 8 of white defect. |
| B7h | WN07HV | [3:0] | [3:2] Upper bits of vertical coordinate 8 of white defect. [1:0] Upper bits of horizontal coordinate 8 of white defect. |
| COh | TST_SEL31 | [7:0] | Test address (Set 00h) |
| C1h | TST_SEL32 | [7:0] | Test address (Set 00h) |
| C2h | TST_SEL33 | [0] | Test address (Set 00h) |
| C3h | TST_SEL1A | [7:0] | Test address (Set 00h) |
| C4h | TST_SEL1B | [7:0] | Test address (Set 00h) |
| C5h | TST_SEL1C | [7:0] | Test address (Set 00h) |


| ADDRESS | NAME | BIT |  |
| :---: | :--- | :--- | :--- |
| C6h | TST_SEL1D | $[1: 0]$ | Test address (Set 00h) |
| C7h | TST_SEL1V1 | $[7: 0]$ | Test address (Set 00h) |
| C8h | TST_SEL1V2 | $[7: 0]$ | Test address (Set 00h) |
| C9h | TST_SEL1V3 | $[7: 0]$ | Test address (Set 00h) |
| CAh | TST_SEL1V4 | $[7: 0]$ | Test address (Set 00h) |
| CBh | TST_C2_OB3 | $[6: 0]$ | Test address (Set 00h) |
| CCh | TST_C2_OB4 | $[6: 0]$ | Test address (Set 00h) |
| CDh | TST_C2_DL1 | $[7: 0]$ | Test address (Set 00h) |
| CEh | TST_C2_DL2 | $[7: 0]$ | Test address (Set 00h) |
| CFh | TST_C2_YL | $[5: 0]$ | Test address (Set 00h) |
| D0h | TST_C2_GAMMA1 | $[7: 0]$ | Test address (Set 00h) |
| D1h | TST_SSG_SEL | $[2]$ | Test address (Set 00h) |
|  | TST_C2_GAMMA2 | $[1: 0]$ | Test address (Set 00h) |
| D2h | TST_C6_00 | $[7: 0]$ | Test address (Set 00h) |
| D3h | TST_C6_01 | $[7: 0]$ | Test address (Set 00h) |
| D4h | TST_C6_02 | $[6: 0]$ | Test address (Set 00h) |
| D5h | TST_C4_IO0 | $[7: 0]$ | Test address (Set 00h) |
| D6h | TST_C4_IO1 | $[4: 0]$ | Test address (Set 00h) |
| D7h | TST_C4_IO2 | $[7: 0]$ | Test address (Set 00h) |
| D8h | TST_C4_S0 | $[7: 0]$ | Test address (Set 00h) |
| D9h | TST_C4_S1 | $[7: 0]$ | Test address (Set 00h) |
| DAh | TST_C4_S2 | $[0]$ | Test address (Set 00h) |
| DBh | TST_C5_T0 | $[7: 0]$ | Test address (Set 00h) |
| DCh | TST_C5_T1 | $[7: 0]$ | Test address (Set 00h) |
| DDh | TST_C5_T2 | $[5: 0]$ | Test address (Set 00h) |
| DEh | TST_SEL71 | $[7: 0]$ | Test address (Set 00h) |
| DFh | TST_SEL72 | $[1: 0]$ | Test address (Set 00h) |
| E0h | TEST_C8_00 | $[7: 0]$ | Test address (Set 00h) |
| E1h | TEST_C8_01 | $[7: 0]$ | Test address (Set 00h) |
| E2h | TEST_C8_02 | $[7: 0]$ | Test address (Set 00h) |
| E3h | TEST_C8_03 | $[7: 0]$ | Test address (Set 00h) |
| E4h | TEST_C8_04 | $[7: 0]$ | Test address (Set 00h) |
| E5h | TEST_C8_05 | $[7: 0]$ | Test address (Set 00h) |
| E6h | TEST_C8_06 | $[7: 0]$ | Test address (Set 00h) |
| E7h | TEST_C8_07 | $[7: 0]$ | Test address (Set 00h) |
| E8h | TEST_C8_08 | $[7: 0]$ | Test address (Set 00h) |
| E9h | TEST_C8_09 | $[6: 0]$ | Test address (Set 00h) |
| F0h | TST_REG1 | $[7: 0]$ | Test address (Set 00h) |
| F1h | TST_REG2 | $[7: 0]$ | Test address (Set 00h) |
| F2h | TST_REG3 | $[7: 0]$ | Test address (Set 00h) |
| F3h | TST_REG4 | $[7: 0]$ | Test address (Set 00h) |


| ADDRESS | NAME | BIT |  |
| :---: | :--- | :---: | :--- |
| F4h | TST_REG5 | $[7: 0]$ | Test address (Set 00h) |
| F5h | TST_REG6 | $[7: 0]$ | Test address (Set 00h) |
| F6h | TST_REG7 | $[5: 0]$ | Test address (Set 00h) |
| F7h | TST_REG8 | $[7: 0]$ | Test address (Set 00h) |
| F8h | TST_REG9 | $[7: 0]$ | Test address (Set 00h) |
| F9h | TST_REGA | $[7: 0]$ | Test address (Set 00h) |
| FAh | TST_REGB | $[7: 0]$ | Test address (Set 00h) |
| FBh | TST_SEL_REG | $[5: 0]$ | Test address (Set 00h) |
| FCh | WT_DAT30 | $[7: 0]$ | Test address (Set 00h) |
| FDh | WT_DAT31 | $[6: 0]$ | Test address (Set 00h) |
| FEh | TST_C5_WT3 | $[5: 0]$ | Test address (Set 00h) |

## ABSOLUTE MAXIMUM RATINGS

| PARAMETER | SYMBOL | RATING | UNIT |
| :--- | :---: | :---: | :---: |
| Supply voltage | VDD | -0.3 to +4.3 | V |
| Input voltage | V I | -0.3 to $\mathrm{VDD}+0.3$ | V |
| Output voltage | Vo | -0.3 to $\mathrm{VDD}+0.3$ | V |
| Storage temperature | TSTG | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

## RECOMMENDED OPERATING CONDITIONS

| PARAMETER | SYMBOL | MIN. | TYP. | MAX. | UNIT |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input voltage | VDD | 3.0 | 3.3 | 3.6 | V |
| Output voltage | TOPR | -20 | +25 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Input clock | FCK |  | 28.6 |  | MHz |

ELECTRICAL CHARACTERISTICS 1
(VDD $=3.3 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-20$ to $+70^{\circ} \mathrm{C}$ )

| PARAMETER | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNIT | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input "High" voltage | VIH |  | 0.8VDD |  |  | V |  |
| Input "Low" voltage | VIL |  |  |  | 0.2 VdD | V |  |
| Input "High" voltage | VIH |  | 0.8VDD |  |  | V |  |
| Input "Low" voltage | VIL |  |  |  | 0.2 VdD | V | 2 |
| Hysteresis voltage | VHIS |  | 0.2 |  |  | V |  |
| Input "High" current | l\|h1 | $\mathrm{VIN}=\mathrm{VDD}$ |  |  | 1.0 | $\mu \mathrm{A}$ |  |
| Input "Low" current | IIL1 | $\mathrm{VIN}=0 \mathrm{~V}$ |  |  | 1.0 | $\mu \mathrm{A}$ |  |
| Input "High" current | IIH2 | $\mathrm{VIN}=\mathrm{V}$ DD |  |  | 2.0 | $\mu \mathrm{A}$ | 4 |
| Input "Low" current | IIL2 | $\mathrm{VIN}=0 \mathrm{~V}$ | 10 | 33 | 70 | $\mu \mathrm{A}$ |  |
| Input "High" current | ІІнз | $\mathrm{VIN}=\mathrm{VdD}$ |  |  | 2.0 | $\mu \mathrm{A}$ |  |
| Input "Low" current | IIL3 \| | $\mathrm{VIN}=0 \mathrm{~V}$ | 40 | 100 | 300 | $\mu \mathrm{A}$ | 5 |
| Input "High" current | IIH4 | $\mathrm{VIN}=\mathrm{VdD}$ | 10 | 33 | 70 | $\mu \mathrm{A}$ | 6 |
| Input "Low" current | lıL4 | $\mathrm{VIN}=0 \mathrm{~V}$ |  |  | 2.0 | $\mu \mathrm{A}$ | 6 |
| Output "High" voltage | Voh1 | $\mathrm{IOH}=+4 \mathrm{~mA}$ | 0.8VDD |  |  | V | 7 |
| Output "Low" voltage | VoL1 | $\mathrm{IOL}=-4 \mathrm{~mA}$ |  |  | 0.2 VdD | V |  |
| Output "High" voltage | Vон3 | $\mathrm{IOH}=+12 \mathrm{~mA}$ | 0.8VDD |  |  | V | 8 |
| Output "Low" voltage | Vol3 | $\mathrm{IOL}=-12 \mathrm{~mA}$ |  |  | 0.2 VdD | V |  |
| Output "High" voltage | Voh4 | $\mathrm{IOH}=+2 \mathrm{~mA}$ | 0.8VDD |  |  | V |  |
| Output "Low" voltage | Vol4 | $\mathrm{IOL}=-3 \mathrm{~mA}$ |  |  | 0.2 VdD | V |  |

## NOTES :

| 1. Applied to inputs/outputs (IO4MU, IO4MD) and inputs | 6. Applied to input (ICD), input/output (IO4MD). |
| :--- | :--- |
| (IC, ICU, ICD, OSCI). | 7. Applied to inputs/outputs (IO4MU, IO4MD), output |
| 2. Applied to input (ICSU), input/output (IO4MSU). | (OBF4M). |
| 3. Applied to input (IC, OSCI). | 8. Applied to output (OBF12M). |
| 4. Applied to inputs (ICU, ICSU), input/output (IO4MSU). | 9. Applied to output (OSCO). |
| 5. Applied to input/output (IO4MU). |  |

ELECTRICAL CHARACTERISTICS 2 (VDD $=3.3 \pm 10 \%$, $\mathrm{TA}=-20$ to $+70^{\circ} \mathrm{C}$ )

| PARAMETER | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNIT | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | RES |  |  | 9 |  | Bit | 1 |
| Error of linearity | EL | $\begin{gathered} \hline \text { VREF }=1.0 \mathrm{~V} \\ \text { RREF }=4.8 \mathrm{k} \Omega \\ \text { Rout }=75 \Omega \end{gathered}$ |  |  | $\pm 5.0$ | LSB |  |
| Error of differential linearity | ED |  |  |  | $\pm 1.0$ | LSB |  |
| Full scaled current | IFS |  |  | 13 |  | mA |  |
| Output impedance | Rout |  |  | 75 |  | $\Omega$ |  |
| Reference voltage | Vref |  |  | 1.0 |  | V | 2 |
| Reference resistance | Rref |  |  | 4.8 |  | k $\Omega$ | 3 |

## NOTES :

1. Applied to pin (VIDEO).
2. Applied to pin (VREF).
3. Applied to pin (IREF).

## AUTOMATIC CAMERA FUNCTION CONTROL

## Automatic Electronic Exposure Control

Electronic shutter speed is controlled so that the exposure control data approach the data of REF_IRIS1 (address 06h).
Under BLC mode, the data of REF_IRIS2 (address 09h) are available instead of REF_IRIS1.
If the exposure control data are less than the data of CTLD_AGC (address 07h), an electronic shutter
speed is held. And then PGA gain is controlled so that the exposure control data will be less than the data of CTLD_0 (Address 08h).
If the exposure control data are greater than the data of CTLD_AGC (address 07h), exposure control starts again.

## Electronic Shutter Speed Setting

Electronic shutter speeds below can be selected by either hardware or coefficient data.

| EEMDS | EEMD1 | EEMD2 | EEMD3 | ELECTRONIC SHUTTER SPEED |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | NTSC | PAL |
| 0 | 0 | 0 | 0 | 1/60 s | 1/50 s |
| 0 | 0 | 0 | 1 | 1/100 s | 1/120 s |
| 0 | 0 | 1 | 0 | 1/250 s | 1/250 s |
| 0 | 0 | 1 | 1 | 1/500 s | 1/500 s |
| 0 | 1 | 0 | 0 | 1/1000 s | $1 / 1000 \mathrm{~s}$ |
| 0 | 1 | 0 | 1 | $1 / 2000 \mathrm{~s}$ | 1/2000 s |
| 0 | 1 | 1 | 0 | 1/5000 s | 1/5000 s |
| 0 | 1 | 1 | 1 | 1/10 000 s | 1/10 000 s |
| 1 | 0 | 0 | 0 | 1/20 000 s | 1/20 000 s |
| 1 | 0 | 0 | 1 | 1/50 000 s | 1/50 000 s |
| 1 | 0 | 1 | 0 | 1/100 000 s | 1/100 000 s |
| 1 | 0 | 1 | 1 | 1/30 s | 1/25 s |
| 1 | 1 | 0 | 0 | $1 / 15$ s | 1/12.5 s |
| 1 | 1 | 0 | 1 | 1/7.5 s | 1/6.25 s |
| 1 | 1 | 1 | 0 | AUTO <br> 1/60 s to MAX_SH (address 05h) | AUTO <br> 1/50 s to MAX_SH (address 05h) |
| 1 | 1 | 1 | 1 | $\begin{aligned} & \text { AUTO } \\ & 1 / 60 \text { s to } 1 / 100000 \mathrm{~s} \end{aligned}$ | AUTO <br> $1 / 50 \mathrm{~s}$ to $1 / 100000 \mathrm{~s}$ |

A slower shutter speed of less than $1 / 60$ s ( $1 / 50 \mathrm{~s}$ of PAL) can make images whose interval is every two fields, every four fields, etc.
VD pulse is also converted to the same frequency as the output image rate.

Electronic exposure control data come from the following equation using averaged luminance levels of 64 areas in one image, made by DSP.

Electronic exposure control data $=$
[\{Weighted data 1 (1) x (64-CW_E (address 13h)) + Weighted data 2 (2) x CW_E\}/64
x (256 - P_HEE (address 17h) - P_LEE (address 18h)) + Top level (3) x P_HEE + Bottom level (4) $x$ P_LEE]/256

| $\mathrm{Y}_{11}$ | $\mathrm{Y}_{12}$ | $\mathrm{Y}_{13}$ | $\mathrm{Y}_{14}$ | $\mathrm{Y}_{15}$ | $\mathrm{Y}_{16}$ | $\mathrm{Y}_{17}$ | $\mathrm{Y}_{18}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{Y}_{21}$ | $\mathrm{Y}_{22}$ | $\mathrm{Y}_{23}$ | $\mathrm{Y}_{24}$ | $\mathrm{Y}_{25}$ | $\mathrm{Y}_{26}$ | $\mathrm{Y}_{27}$ | $\mathrm{Y}_{28}$ |
| $\mathrm{Y}_{31}$ | $\mathrm{Y}_{32}$ | $\mathrm{Y}_{33}$ | $\mathrm{Y}_{34}$ | $\mathrm{Y}_{35}$ | $\mathrm{Y}_{36}$ | $\mathrm{Y}_{37}$ | $\mathrm{Y}_{38}$ |
| $\mathrm{Y}_{41}$ | $\mathrm{Y}_{42}$ | $\mathrm{Y}_{43}$ | $\mathrm{Y}_{44}$ | $\mathrm{Y}_{45}$ | $\mathrm{Y}_{46}$ | $\mathrm{Y}_{47}$ | $\mathrm{Y}_{48}$ |
| $\mathrm{Y}_{51}$ | $\mathrm{Y}_{52}$ | $\mathrm{Y}_{53}$ | $\mathrm{Y}_{54}$ | $\mathrm{Y}_{55}$ | $\mathrm{Y}_{56}$ | $\mathrm{Y}_{57}$ | $\mathrm{Y}_{58}$ |
| $\mathrm{Y}_{61}$ | $\mathrm{Y}_{62}$ | $\mathrm{Y}_{63}$ | $\mathrm{Y}_{64}$ | $\mathrm{Y}_{65}$ | $\mathrm{Y}_{66}$ | $\mathrm{Y}_{67}$ | $\mathrm{Y}_{68}$ |
| $\mathrm{Y}_{71}$ | $\mathrm{Y}_{72}$ | $\mathrm{Y}_{73}$ | $\mathrm{Y}_{74}$ | $\mathrm{Y}_{75}$ | $\mathrm{Y}_{76}$ | $\mathrm{Y}_{77}$ | $\mathrm{Y}_{78}$ |
| $\mathrm{Y}_{81}$ | $\mathrm{Y}_{82}$ | $\mathrm{Y}_{83}$ | $\mathrm{Y}_{84}$ | $\mathrm{Y}_{85}$ | $\mathrm{Y}_{86}$ | $\mathrm{Y}_{87}$ | $\mathrm{Y}_{88}$ |

## (1) Weighted data 1

This comes from the following equation weighting in horizontal.
Weighting factors are the data from UW_E1 (address 0Bh) to UW_E8 (address 12h).

Weighted data $1=$
$\left\{\left(Y_{11}+Y_{12}+\cdots+Y_{18}\right) / 8 \times\right.$ UW_E1 (address 0Bh) $+\left(Y_{21}+Y_{22}+\cdots+Y_{28}\right) / 8 \times$ UW_E2 (address 0Ch)
$+(\mathrm{Y} 81+\mathrm{Y} 82+\cdots+\mathrm{Y} 88) / 8 \times$ UW_E8 (address 12h) $\} / 256$

The sum from UW_E1 to UW_E8 shall be 256.

## (2) Weighted data 2

Weighting area can be set by the data of CWP_E (address 14h), CWA_E (address 15h).
Weighting position can be set by the data of CWP_E.
Weighting area size can be set by the data of CWA_E.
Weighted data come from averaged data in chosen area.
(3) Top level: The highest luminance data in one image by averaging either 4 pixels or 8 pixels in horizontal.
(4) Bottom level: The lowest luminance data in one image by averaging either 4 pixels or 8 pixels in horizontal.

## Auto White Balance Control

If white balance control data are less than the data of AWB_IW_S and AWB_QW_S (address 40h), then AWB stops.
If white balance control data are less than the data of AWB_IW_L (address 3Eh) and AWB_QW_L (address 3Fh) AWB is made active so that white balance control data are less than the data of AWB_IW_S and AWB_QW_S.
When the data are greater than AWB_IW_L and AWB_QW_L, AWB will be active again.

White balance data come from the following equation using averaged I and Q data of 16 areas in one image.

| $I_{11}$ | $I_{12}$ | $I_{13}$ | $I_{14}$ |
| :--- | :--- | :--- | :--- |
| $I_{21}$ | $I_{22}$ | $I_{23}$ | $I_{24}$ |
| $I_{31}$ | $I_{32}$ | $I_{33}$ | $I_{34}$ |
| $I_{41}$ | $I_{42}$ | $I_{43}$ | $I_{44}$ |


| Q11 | Q12 | Q13 | Q14 |
| :--- | :--- | :--- | :--- |
| Q21 | Q22 | Q23 | Q24 |
| Q31 | Q32 | Q33 | Q34 |
| Q41 | Q42 | Q43 | Q44 |

White balance data =
\{Weighted data 3 (1) x (64-CW_IQ (address 33h)) + weighted data 4 (2) $x$ CW_IQ\}/64
(1) Weighted data 3

I (or Q) data come from the following equation.
Weighted data $3=$
$\left\{\left(I_{11}+I_{12}+I_{13}+I_{14}\right) / 4+\left(I_{21}+I_{22}+I_{23}+I_{24}\right) / 4+\right.$ $+\left(I_{31}+I_{32}+I_{33}+I_{34}\right) / 4+\left(I_{41}+I_{42}+I_{43}+\right.$ 144)/4\}/4

## (2) Weighted data 4

Weighting area can be chosen by CWPA_IQ (address 34h).
Weighted data come from averaged data in chosen area.
(3) White balance area setting

The sum of I and Q can be regulated by the luminance level and the color level.
Setting available luminance level range :
High level :
AWB_HCL (address 2Eh) + [\{K_CL (address 31h) x H peak level + ( 256 - K_CL) x Exposure control data\}/256 - REF_WBPK (address 30h)] $x$ K_WBCL (address 32h)

Low level :
AWB_LCL (address 2Fh) + [\{K_CL (address 31h) x H peak level + ( $256-\mathrm{K} \_$CL) x Exposure control data\}/256 - REF_WBPK (address 30h)] x K_WBCL (address 32h)

Setting target zone :
AWB_IP_L (address 36h), AWB_IM_L (address 37h)
AWB_QP_L (address 38h), AWB_QM_L (address 39h)
If white balance data are less than the data of AWB_IW_S and AWB_QW_S (address 40h) the target zone of auto white balance changes to the zone by the data below.

Setting target zone :
AWB_IP_S (address 3Ah), AWB_IM_S (address 3Bh)
AWB_QP_S (address 3Ch), AWB_QM_S (address 3Dh)

## Auto Color Matrix and Level Compensation

Color matrix compensation can be done by
$R-Y=R-Y \pm($ Data1 $x B-Y)$
$B-Y=B-Y \pm($ Data2 $\times R-Y)$

Color level compensation can be done by
$R-Y=R-Y \times$ Data3
$B-Y=B-Y x$ Data4

The above data come from the following equation along the variation of color temperature.

MODE1 : Present WBR factor < WBR1
MODE2 : WBR1 $\leq$ present WBR factor < WBR2
MODE3: WBR2 $\leq$ present WBR factor < WBR3
MODE4 : WBR3 $\leq$ present WBR factor

MODE1 and MODE_MAT (address 25h) $=0$
Data1 = REF_MAT_R1M (address 5Ch)
Data2 $=$ REF_MAT_B1M (address 5Dh)
Data3 $=$ REF_GA_R1M (address 48h)
Data4 = REF_GA_B1M (address 49h)
MODE1 and MODE_MAT = 1
Data1 = REF_MAT_R1M (address 5Ch) : B $-\mathrm{Y}<0$
REF_MAT_R1P (address 5Eh) : $B-Y \geq 0$
Data2 = REF_MAT_B1M (address 5Dh) : R-Y < 0
REF_MAT_B1P (address 5Fh) : R-Y $\geq 0$
Data3 $=$ REF_GA_R1M (address 48h) : R-Y $<0$
REF_GA_R1P (address 4Ah) : R $-Y \geq 0$
Data4 = REF_GA_B1M (address 49h) : $\mathrm{B}-\mathrm{Y}<0$ REF_GA_B1P (address 4Bh) : B $-\mathrm{Y} \geq 0$

MODE2 and MODE_MAT = 0
Data1 = REF_MAT_R1M + K_MAT_R1M (address 68h) x (WBR - WBR1)/32
Data2 $=$ REF_MAT_B1M + K_MAT_B1M (address 69h) x (WBR - WBR1)/32
Data3 $=$ REF_GA_R1M + K_GA_R1M (address 54h) x (WBR - WBR1)/32
Data4 $=$ REF_GA_B1M + K_GA_B1M (address 55h) x (WBR - WBR1)/32

MODE2 and MODE_MAT = 1
Data1 = REF_MAT_R1M + K_MAT_R1M (address 68h) $\times($ WBR $-W B R 1) / 32: B-Y<0$ REF_MAT_R1P + K_MAT_R1P (address 6Ah) x (WBR - WBR1)/32: B $-Y \geq 0$
Data2 $=$ REF_MAT_B1M + K_MAT_B1M (address 69h) x (WBR - WBR1)/32 : R - Y < 0
REF_MAT_B1P + K_MAT_B1P (address 6Bh) $\times($ WBR $-W B R 1) / 32: R-Y \geq 0$
Data3 $=$ REF_GA_R1M + K_GA_R1M (address 54h) x (WBR - WBR1)/32 : R - Y < 0 REF_GA_R1P + K_GA_R1P (address 56h) x (WBR - WBR1)/32: R - Y $\geq 0$
Data4 $=$ REF_GA_B1M + K_GA_B1M (address 55h) $\times($ WBR $-W B R 1) / 32: B-Y<0$ REF_GA_B1P + K_GA_B1P (address 57h) $\times($ WBR $-W B R 1) / 32: B-Y \geq 0$

MODE3 and MODE_MAT $=0$
Data1 = REF_MAT_R2M (address 60h) + K_MAT_R2M (address 6Ch) x (WBR WBR1)/32
Data2 $=$ REF_MAT_B2M (address 61h) + K_MAT_B2M (address 6Dh) x (WBR WBR1)/32
Data3 = REF_GA_R2M (address 4Ch) + K_GA_R2M (address 58h) x (WBR WBR1)/32
Data4 = REF_GA_B2M (address 4Dh) + K_GA_B2M (address 59h) x (WBR WBR1)/32

MODE3 and MODE_MAT = 1
Data1 = REF_MAT_R2M (address 60h) + K_MAT_R2M (address 6Ch) x (WBR WBR1)/32: B $-\mathrm{Y}<0$ REF_MAT_R2P (address 62h) + K_MAT_R2P (address 6Eh) x (WBR WBR1)/32 : B $-Y \geq 0$
Data2 $=$ REF_MAT_B2M (address 61h) + K_MAT_B2M (address 6Dh) x (WBR WBR1)/32 : R $-\mathrm{Y}<0$
REF_MAT_B2P (address 63h) + K_MAT_B2P (address 6Fh) x (WBR WBR1)/32: $R-Y \geq 0$
Data3 $=$ REF_GA_R2M (address 4Ch) + K_GA_R2M (address 58h) x (WBR WBR1)/32: R-Y < 0
REF_GA_R2P (address 4Eh) + K_GA_R2P (address 5Ah) x (WBR WBR1)/32: $R-Y \geq 0$
Data4 $=$ REF_GA_B2M (address 4Dh) + K_GA_B2M (address 59h) x (WBR WBR1)/32: $\mathrm{B}-\mathrm{Y}<0$ REF_GA_B2P (address 4Fh) + K_GA_B2P (address 5Bh) x (WBR WBR1)/32: $\mathrm{B}-\mathrm{Y} \geq 0$

MODE4 and MODE_MAT = 0
Data1 = REF_MAT_R3M (address 64h)
Data2 $=$ REF_MAT_B3M (address 65h)
Data3 = REF_GA_R3M (address 50h)
Data4 = REF_GA_B3M (address 51h)
MODE4 and MODE_MAT = 1
Data1 = REF_MAT_R3M (address 64h) : B $-\mathrm{Y}<0$ REF_MAT_R3P (address 66h) : B-Y $\geq 0$
Data2 = REF_MAT_B3M (address 65h) : $\mathrm{R}-\mathrm{Y}<0$ REF_MAT_B3P (address 67h) : R-Y $\geq 0$
Data3 = REF_GA_R3M (address 50h) : $\mathrm{R}-\mathrm{Y}<0$ REF_GA_R3P (address 52h) : R $-Y \geq 0$
Data4 = REF_GA_B3M (address 51h) : $\mathrm{B}-\mathrm{Y}<0$ REF_GA_B3P (address 53h) : B $-\mathrm{Y} \geq 0$

## Color Level Suppression Under Lower Illumination

Working PGA gain can control both $\mathrm{R}-\mathrm{Y}$ level and $B-Y$ level by the following equation.
$R-Y(B-Y)$ level
$=\{32-$ (working PGA gain -COL_S (address 71h))
x COL_H (address 72h)\}/32

When (working PGA gain - COL_S (address 71h)) $\leq 0$, () $=0$.

## Aperture Level Suppression Under Lower Illumination

Working PGA gain can control both the horizontal aperture level and the vertical aperture level by the following equation.

Horizontal aperture level
= APT_HGA (address 7Ch) x \{32 - (working PGA
gain - APT_S (address 80h)) x APT_H (address
81h) \}/32
Vertical aperture level
= APT_VGA (address 7Eh) x \{32- (working PGA
gain - APT_S (address 80h)) x APT_H (address 81h) \}/32

When (working PGA gain - APT_S (address 80h)) $\leq 0$, () $=0$.

## Gamma Characteristic Option

- Luminance signal gamma option

Y_GAM (address 7Bh) can choose one output of below 8 responses.


- Color signal gamma option

C_GAM (address 24h) can choose one output from
8 responses below.


## PACKAGE OUTLINES



Sales: Shenzhen Sunnywale Inc, www.sunnywale.com, awin@sunnywale.com, Wechat: 9308762

